

INTERNATIONAL  
TECHNOLOGY ROADMAP  
FOR  
SEMICONDUCTORS

2007 EDITION

EMERGING RESEARCH DEVICES

THE ITRS IS DEvised AND INTENDED FOR TECHNOLOGY ASSESSMENT ONLY AND IS WITHOUT REGARD TO ANY COMMERCIAL CONSIDERATIONS PERTAINING TO INDIVIDUAL PRODUCTS OR EQUIPMENT.



## TABLE OF CONTENTS

Scope .....	1
Difficult Challenges .....	2
Introduction.....	2
Device Technologies .....	2
Materials Technologies .....	3
Nano-information Processing Taxonomy.....	3
Emerging Research Devices .....	4
Memory Devices.....	4
Memory Taxonomy .....	5
Memory Devices—Definition and Discussion of Table Entries .....	12
Logic and Alternative Information Processing Devices.....	15
Logic Devices .....	16
Logic Devices—Definition and Discussion of Table Entries.....	18
Alternative Information Processing Devices.....	21
Alternative Information Processing Devices—Definition and Discussion of Table Entries.....	22
Emerging Research Architectures .....	26
Introduction.....	26
Trends in CMOS Many-core Architectures .....	26
Heterogeneous Multi-core Architectures.....	27
Possible Architectural Opportunities for Emerging Research Devices .....	29
Emerging Memory and Logic Devices—A Critical Assessment .....	30
Introduction.....	30
Technologies beyond CMOS .....	31
Overall Technology Requirements and Relevance Criteria .....	31
Electronic Charge-based Nanoscale Devices.....	32
Alternate Computational-State-Variable Nanoscale Devices.....	32
Potential Performance Assessment for Memory and Logic Devices .....	33
Methodology .....	33
Results.....	34
Fundamental Guiding Principles— “Beyond CMOS” Information Processing.....	44
Introduction.....	44
Guiding Principles .....	44
Computational State Variable(s) other than Solely Electron Charge .....	44
Non-thermal Equilibrium Systems.....	44
Novel Energy Transfer Interactions .....	44
Nanoscale Thermal Management.....	44
Sub-lithographic Manufacturing Process .....	44
Emerging Architectures.....	44
Endnotes .....	45

## LIST OF FIGURES

Figure ERD1	A Taxonomy for Emerging Research Information Processing Devices .....	4
Figure ERD2a	Technology Performance Evaluation for Engineered Tunnel Barrier Memory .....	37
Figure ERD2b	Technology Performance Evaluation for Fuse/Antifuse Memory.....	37
Figure ERD2c	Technology Performance Evaluation for Nano Mechanical Memory.....	38
Figure ERD2d	Technology Performance Evaluation for Electronic Effects Memory.....	38
Figure ERD2e	Technology Performance Evaluation for Ionic Memory .....	39
Figure ERD2f	Technology Performance Evaluation for Ferroelectric FET Memory.....	39
Figure ERD2g	Technology Performance Evaluation for Macromolecular Memory .....	40
Figure ERD2h	Technology Performance Evaluation for Molecular Memory .....	40
Figure ERD3a	Technology Performance Evaluation for 1D Structures (CNTs and NWs) Logic Devices .....	41
Figure ERD3b	Technology Performance Evaluation for Channel Replacement Materials Logic Devices .....	41
Figure ERD3c	Technology Performance Evaluation for Single-Electron Transistors Logic Devices .....	42
Figure ERD3d	Technology Performance Evaluation for Molecular Logic Devices.....	42
Figure ERD3f	Technology Performance Evaluation for Ferromagnetic Logic Devices.....	43
Figure ERD3e	Technology Performance Evaluation for Spin Transistors Logic Devices .....	43

## LIST OF TABLES

Table ERD1	Emerging Research Devices Difficult Challenges .....	3
Table ERD2	Memory Taxonomy .....	6
Table ERD3	Current Baseline and Prototypical Memory Technologies .....	7
Table ERD4	Transition Table for Emerging Research Memory Devices.....	8
Table ERD5a	Emerging Research Capacitance-based Memory Devices— Demonstrated and Projected Parameters.....	9
Table ERD5b	Emerging Research Resistance-based Memory Devices— Demonstrated and Projected Parameters.....	11
Table ERD6	Transition Table for Emerging Research Logic Devices .....	16
Table ERD7a	Emerging Research Logic Devices— Demonstrated and Projected Parameters.....	17
Table ERD7b	Alternative Information Processing Devices.....	22
Table ERD8	Emerging Research Architectures .....	30
Table ERD9	Potential Evaluation for Emerging Research Memory Devices.....	35
Table ERD10	Potential Evaluation for Emerging Research Logic Devices .....	36

# EMERGING RESEARCH DEVICES

---

## SCOPE

Defined and driven by the relentless cadence of CMOS scaling, information technology is increasingly expanding into and indeed enabling new applications across a variety of markets. Dimensional scaling of CMOS will continue at least for the time horizon of this roadmap, and “equivalent” or performance scaling of CMOS will likely continue beyond this horizon. Consequently, CMOS certainly will provide a platform processing technology for sometime beyond the end of dimensional scaling, exploiting the notion that the ultimately scaled MOSFET is a nearly ideal electronic charge-based device. Emerging new information processing<sup>1</sup> technologies heterogeneously integrated with CMOS processor cores and offering unique non-Boolean specialized functions may extend functional scaling of the CMOS platform by providing more efficient solutions to current applications and enabling new applications.

This possibility motivates an expansion in scope and content of the Emerging Research Devices (ERD) chapter for 2007. The chapter evaluates emerging new research technologies for memory and information processing or logic devices and nanoarchitectures applied to two different approaches to realizing integrated electronic functions. One is heterogeneous integration of these new technologies with the CMOS platform, i.e., “enhanced CMOS” or “Functional Diversification”. The second addresses the exciting but daunting challenge to invent one or more fundamentally new approaches to information and signal processing. This theme will require discovery and exploitation of a new means to physically represent, process, store, and transport information via new materials, process, device, nanoarchitecture, and systems innovations. In addition, the Emerging Research Materials section introduced in the 2005 ERD chapter has been expanded substantially to become a new chapter. Materials research issues related to emerging devices are summarized in this ERD chapter and treated more fully in the new [Emerging Research Materials chapter](#).

A primary goal of this chapter is to stimulate invention and research leading to one or more new concepts to extend functional scaling of information processing substantially beyond “ultimately scaled” CMOS. This goal is accomplished by addressing the two technology-defining domains identified above—extending the CMOS platform via heterogeneous integration of new technologies and, later, via developing new technological and nanoarchitectural concepts to invent a new information processing paradigm.

The intent is two-fold. First is to gather in one place substantive, alternative concepts for memory and information processing devices and information processing nanoarchitectures that would, if successful, substantially extend the Roadmap beyond CMOS. As such, this discussion will provide a window into these candidate approaches. Second is to provide a balanced, critical assessment of these emerging new device technologies.

Further, a brief section is included to propose a set of fundamental principles that will likely govern successful extension of information processing technology substantially beyond that attainable solely with ultimately scaled CMOS. This broadened chapter, therefore, provides an industry perspective on emerging new device technologies and serves as a bridge between bulk CMOS and the realm of microelectronics beyond the end of CMOS dimensional and equivalent performance scaling.

The discussion is divided into the following three categories: 1) memory devices, 2) information processing or logic devices, and 3) information processing nanoarchitectures. The discussions provide some detail regarding their operation principles, advantages, challenges, maturity, and current and projected performance. Also included is a new device and architectural focus combining emerging research devices offering specialized, unique functions as heterogeneous core processors integrated with a CMOS platform technology. The goal is to exploit specialized functions provided by emerging devices operating in a parallelized architecture with CMOS processors to either realize current systems functions more efficiently or new systems functions. This represents the nearer term focus of the ERD chapter, with the longer term focus remaining on discovery of an alternate information processing technology to eventually replace digital CMOS.

---

<sup>1</sup> Information processing refers to the input, transmission, storage, manipulation or processing, and output of data. The scope of the ERD Chapter is restricted to data or information manipulation, transmission, and storage.

## 2 Emerging Research Devices

As in previous editions of the ERD Chapter, this chapter includes “transition tables.” The purpose of the transition tables is twofold. The first is to track technologies that have appeared in or have been removed from the 2005 tables and so provide a very short explanation of the reason for this change. The second purpose is to identify technologies that are considered important but do not meet the criteria for full inclusion into the more detailed tables. These technologies may be expected to become more or less visible in future editions of the roadmap and hence the name “transition table.” In this way these transition tables provide the disposition of technologies transitioned from 2005 to 2007. It also gives a preview of new technologies that may be included in the 2009 edition and contains entries that will be tracked for possible future inclusion. Finally, inclusion of a concept in this chapter does not in any way constitute advocacy or endorsement of that concept. Conversely, not including a particular concept does not in any way constitute rejection of that approach.

## DIFFICULT CHALLENGES

### INTRODUCTION

The semiconductor industry is facing two classes of difficult challenges related to extending integrated circuit technology to and beyond the end of CMOS dimensional scaling. One set relates to extending CMOS beyond its ultimately scaled density and functionality by integrating, for example, a new high speed, dense, and low power memory technology on the CMOS platform. Another class of challenges is to extend information processing substantially beyond that attainable by CMOS alone using an innovative combination of new devices and architectural approaches for extending CMOS and, eventually, inventing a new information processing platform technology. Difficult challenges are presented in Table ERD1.

### DEVICE TECHNOLOGIES

Difficult challenges related to emerging research devices are divided into those related to memory technologies and those related to information processing or logic devices. One challenge is the need of a new memory technology that combines the best features of current memories in a fabrication technology compatible with CMOS process flow scaled beyond the present limits of SRAM and FLASH. This would provide a memory device fabrication technology required for both stand-alone and embedded memory applications. The ability of an MPU to execute programs is limited by interaction between the processor and the memory, and scaling does not automatically solve this problem. The current evolutionary solution is to increase MPU cache memory, thereby increasing the floor space that SRAM occupies on an MPU chip. This trend eventually leads to a decrease of the net information throughput. In addition to auxiliary circuitry to maintain stored data, volatility of semiconductor memory requires external storage media with slow access (e.g., magnetic hard drives, optical CD, etc.). Therefore, development of *electrically accessible non-volatile* memory with *high speed* and *high density* would initiate a revolution in computer architecture. This development would provide a significant increase in information throughput beyond the traditional benefits of scaling when fully realized for nanoscale CMOS devices.

A related challenge is to sustain scaling of CMOS logic technology to and beyond 16 nm. One approach to sustaining performance gains as CMOS scaling matures in the next decade is to replace the strained silicon MOSFET channel with an alternate material offering a higher quasi-ballistic carrier velocity and higher mobility than strained silicon. Candidate materials include strained Ge, SiGe, a variety of III-V compound semiconductors, and graphene. Introduction of non-silicon materials into the channel of otherwise silicon MOSFET (i.e., onto a silicon substrate) is fraught with several very difficult challenges. These challenges include fabrication of high-quality (i.e., defect free) channel materials on non-lattice matched silicon, minimization of band-to-band tunneling in narrow bandgap channel materials, elimination of Fermi level pinning on III-V and Ge surfaces, and fabrication of high- $\kappa$  gate dielectrics on the passivated channel materials. Additional challenges are to sustain the reduction in leakage currents and power dissipation in these ultimately scaled CMOS gates and to introduce these new materials into the MOSFET while simultaneously minimizing the increasing variations in critical dimensions and statistical fluctuations in the source/drain (S/D) doping concentrations.

A longer-term challenge is invention and reduction to practice of a new manufacturable information processing technology addressing “beyond CMOS” applications. For example, emerging research devices might be used to realize special purpose processor cores that could be integrated with multiple CMOS CPU cores to obtain performance advantages. These new special purpose cores may provide a particular system function much more efficiently than a digital CMOS block, or they may offer a uniquely new function not available in a CMOS-based solution. Solutions to this challenge beyond the end of CMOS scaling also may lead to new opportunities for such an emerging research device technology to eventually replace the CMOS gate as a new information processing primitive element.

Table ERD1 Emerging Research Devices Difficult Challenges

<i>Difficult Challenges <math>\geq 22</math> nm</i>	<i>Summary of Issues and opportunities</i>
Scale high-speed, dense, embeddable, volatile and non-volatile memory technologies to and beyond 22 nm	SRAM and FLASH scaling will reach definite limits within the next several years (see PIDS chapter for Difficult Challenges). These are driving the need for new memory technologies to replace SRAM and FLASH memories.  Identify the most promising technical approach(es) to obtain electrically accessible, high-speed, high-density, low-power, (preferably) embeddable volatile and non-volatile RAM
<i>Difficult Challenges <math>&lt;22</math> nm</i>	
Scale CMOS to and beyond the 16 nm technology generation.	Develop new materials to replace silicon as an alternate channel to increase the saturation velocity and maximum drain current in MOSFETs while minimizing leakage currents and power dissipation for technology scaled to 16 nm and beyond. Candidate materials include Ge, SiGe, III-V compound semiconductors, and graphene. Develop 1D (nanowire or nanotube) structures to scale MOSFETs and CMOS gates beyond the 16 nm technology generation.  Develop means to control the variability of critical dimensions and statistical distributions (e.g., gate length, channel thickness, S/D doping concentrations, etc.)
Extend ultimately scaled CMOS as a platform technology into new domains of application.	Discover and reduce to practice new device technologies and a primitive-level architecture to provide special purpose optimized functional cores heterogeneously integrable with silicon CMOS.
Continue functional scaling of information processing technology substantially beyond that attainable by ultimately scaled CMOS.	Invent and develop a new information processing technology eventually to replace CMOS  Ensure that a new information processing technology is compatible with the new memory technology discussed above; i.e., the logic technology must also provide the access function in a new memory technology.  Bridge a knowledge gap that exists between materials behaviors and device functions.

## MATERIALS TECHNOLOGIES

The most difficult challenge for Emerging Research Materials is to deliver materials with controlled properties that will enable operation of emerging research devices in high density at the nanometer scale. To improve control of material properties for high density devices, research on materials synthesis must be integrated with work on new and improved metrology and modeling. These important objectives are addressed in the [new chapter entitled Emerging Research Materials](#).

## NANO-INFORMATION PROCESSING TAXONOMY

Information processing to accomplish a specific system function, in general, requires several different interactive layers of technologies. A comprehensive top-down list of these layers begins with the required application or system function, leading to system architecture, micro- or nanoarchitecture, circuits, devices, and materials. As shown in Figure ERD1 below, a different bottom-up representation of this hierarchy begins with the lowest physical layer represented by a computational state variable and ends with the highest layer represented by a nanoarchitecture. In this more schematic representation, focused on generic information processing at the device/circuit level, a fundamental unit of information (e.g., a bit) is represented by a computational state variable, for example, the position of a bead in the ancient Abacus calculator or the charge or voltage state of a node capacitance in CMOS logic. A device provides the physical means of representing and manipulating a computational state variable among its two or more allowed discrete states. The device is a physical structure resulting from the assemblage of a variety of materials possessing certain desired properties obtained through exercising a set of fabrication processes. An important layer, therefore, is the various materials and processes necessary to fabricate the required device structure. The data representation is how the computational state variable is encoded by the assemblage of devices to process the data. Two of the most common examples of data representation are binary digital and continuous or analog signaling. The architecture plane encompasses three sub classes of this

## 4 Emerging Research Devices

Taxonomy: 1) nanoarchitecture or the physical arrangement or assemblage of devices to form higher level functional primitives to represent and enable execution of a computational model; 2) the computational model that describes the algorithm by which information is processed using the primitives, e.g., logic, arithmetic, memory, cellular nonlinear network (CNN); and 3) the system-level architecture that describes the conceptual structure and functional behavior of the system exercising the computational model.




Figure ERD1 A Taxonomy for Emerging Research Information Processing Devices

The elements shown in the red-lined yellow boxes represent the current CMOS platform technology that is based on electronic charge as the computational state variable used in von Neumann architecture enabling a computational system using digital data representation. Analog data representation also is included in the current CMOS platform technology. The other entries grouped in these five categories summarize individual approaches that, combined in some yet to be determined highly innovative fashion, may provide a new highly scalable information processing paradigm.

## EMERGING RESEARCH DEVICES

### MEMORY DEVICES

The memory technologies tabulated in this section are a representative sample of published research efforts (circa 2005-2007) selected to describe some attractive alternative approaches. Historically, very few memory research options yield practical memory devices. Existing research efforts are exploring a variety of basic memory mechanisms. These mechanisms include electronic charge isolated by surrounding dielectrics; remnant polarization on a ferroelectric gate dielectric; and resistance change caused by a variety of phenomena. Table ERD2 is an organization or taxonomy of the existing and emerging memory technologies into four categories. A strong theme is the need to monolithically integrate each of these memory options onto a CMOS technology platform in a seamless manner. Fabrication technologies are sought that are modifications of or additions to a CMOS platform technology. A goal is to present the end user with a device that behaves similar to the familiar silicon memory chip.

Because each of these new approaches attempts to mimic and improve on the capabilities of a present day memory technology, key performance parameters are provided in Table ERD3 for existing baseline and prototypical memory technologies. These parameters provide relevant benchmarks against which the current and projected performance of each new research memory technology may be compared.

The Emerging Research Memory technology entries in the current version of the roadmap differ in several respects from the 2005 edition. These changes in technology entries dropped and added to this section are captured in the Transition Table for Emerging Research Memory Devices (Table ERD4). The changes are: 1) drop nanofloating gate memory; 2) replace insulator resistance change memory with 3) fuse/anti-fuse memory, 4) ionic memory, and 5) electronic effects memory, and lastly 6) add an entry for nanomechanical memory. The reasons and motivations for these changes are given in Table ERD4. Also the table titled “Emerging Research Memory Devices” was split in two parts to indicate demonstrated and projected parameters: Table ERD5a: Capacitance-based Memory Devices and Table ERD5b: Resistance-based Memory devices.

This section is organized around a set of eight technology entries shown in the column headers of Tables ERD5a and ERD5b. These entries were selected using a systematic survey of the literature to determine the areas of greatest worldwide research activity. Each technology entry listed has several sub-categories of devices that are grouped together to simplify the discussion. Key parameters associated with the technologies are listed in the table. For each parameter, three numbers for performance are given that indicate: 1) minimum performance, satisfactory for practical application, 2) theoretically predicted performance values based on calculations and early experimental demonstrations, 3) up-to-date experimental values of these performance parameters reported in the cited technical references.

The last row in Tables ERD5a and ERD5b contains the number of papers on the particular device technology published in the last two years. It is meant to be a gauge of the amount of research activity currently taking place in the research community and it is a primary metric that determines which of the candidate devices are included in this table. The tables have been extensively cited and details may be found in the indicated references. The text associated with the table gives a brief summary of the operating principles of each device and as well as significant issues that are not captured in the table.

### **MEMORY TAXONOMY**

Table ERD2 provides a simple way to categorize memory technologies. In this scheme, equivalent functional elements that make up a cell are identified. For example, the familiar DRAM cell that consists of an access transistor and a capacitor storage node is labeled as a 1T1C technology. Other technologies such as MRAM where data are stored as the spin state in a magnetic material can be represented as a 1T1R technology. Here the resistance “R” indicates that the cell readout is accomplished by sensing the current through the cell. The utility of this form of classification reflects the trend to simplify cells (i.e., reduce cell area) by reducing the number of equivalent elements to a minimum. Thus, early in the development of a given technology it is common to see multi-transistor multi-x (x equals capacitor or resistor) cells. As learning progresses, the structures are scaled down to a producible 1T1x form. The near ideal arrangement is to incorporate the data storage element directly into the transistor structure such that a 1T cell is achieved. In ultra-dense nanoelectronic memory arrays, instead of the transistor “T,” a two terminal non-linear diode-like element may be used with a resistive memory element. Such structure is represented as 1D1R technology.

An important property that differentiates emerging memory technologies is whether data can be retained when power is not present. Nonvolatile memory offers essential use advantages, and the degree to which non-volatility exists is measured in terms of the length of time that data can be expected to be retained. Volatile memories also have a characteristic retention time that can vary from milliseconds to (for practical purposes) the length of time that power remains on.

## 6 Emerging Research Devices

Table ERD2 Memory Taxonomy

Cell Element	Type	Non-volatility	Retention Time
1T1R or 1D1R [A]	MRAM	Nonvolatile	> 10 years
	Phase change memory	Nonvolatile	> 10 years
	Polymer memory	Nonvolatile	> years
	Molecular memory	Nonvolatile	> years
	Nanomechanical memory	Nonvolatile	> years
	Fuse/antifuse memory	Nonvolatile	> years
	Ionic memory	Nonvolatile	> years
	Electronic effects memory	Nonvolatile	> years
1T1C [A]	DRAM	Volatile	~ seconds
	FeRAM [B]	Nonvolatile	> 10 years
1T [A]	FB DRAM [A]	Volatile	< seconds
	Flash memory	Nonvolatile	> 10 years
	SONOS	Nonvolatile	> 10 years
	Nano floating gate memory	Nonvolatile	> 10 years
	Engineered tunnel barrier memory	Nonvolatile	> 10 years
	FeFET memory [A]	Nonvolatile	> years
Multiple T [A]	SRAM	Volatile	large
	STTM [C]	Volatile	small

Notes for Table ERD2:

[A] 1T1R—1 transistor–1 resistor 1D1R—1 diode–1 resistor 1T1C—1 transistor–1 capacitor 1T—1 transistor FB DRAM—floating body DRAM FeFET—ferroelectric FET Multiple T—multiple transistor

[B] FeRAM—ferroelectric RAM with one ferroelectric transistor and one ferroelectric capacitor

[C] STTM—scalable 2-transistor memory. J. H. Yi, W. S. Kim, S. Song, Y. Khang, H.-J. Kim, J. H. Choi, H. H. Lim, N. I. Lee, K. Fujihara, H.-K. Kang, J. T. Moon, and M. Y. Lee. "Scalable Two-transistor Memory (STTM)." *IEDM 2001* p. 36.1.1–4.

Table ERD3 Current Baseline and Prototypical Memory Technologies

	Baseline Technologies						Prototypical Technologies [A]			
	DRAM		SRAM [C]	Floating Gate [E]		Trapping Charge [G]	FeRAM	MRAM	PCM	
	Stand-alone [A]	Embedded [C]		NOR	NAND					
<i>Storage Mechanism</i>	Charge on a capacitor		Inter-locked state of logic gates	Charge on floating gate		Charge trapped in gate insulator	Remnant polarization on a ferroelectric capacitor	Magnetization of ferromagnetic layer	Reversibly changing amorphous and crystalline phases	
<i>Cell Elements</i>	1T1C		6T	1T		1T	1T1C	1(2)T1R	1T1R	
<i>Feature size F, nm</i>	2007	68	90	65	90	90	65	180	90	65
	2022	12	25	13	18	18	10	65	22	18
<i>Cell Area</i>	2007	6F <sup>2</sup>	12F <sup>2</sup>	140 F <sup>2</sup>	10 F <sup>2</sup>	5 F <sup>2</sup>	6F <sup>2</sup>	22F <sup>2</sup>	20F <sup>2</sup>	4.8F <sup>2</sup>
	2022	6F <sup>2</sup>	12F <sup>2</sup>	140 F <sup>2</sup>	10 F <sup>2</sup>	5 F <sup>2</sup>	5.5F <sup>2</sup>	12F <sup>2</sup>	16F <sup>2</sup>	4.7F <sup>2</sup>
<i>Read Time</i>	2007	<10 ns	1 ns	0.3 ns	10 ns	50 ns	14 ns	45 ns [I]	20 ns [M]	60 ns [P]
	2022	<10 ns	0.2 ns	70 ps	2 ns	10 ns	2.5 ns	<20 ns [J]	<0.5 ns	< 60 ns
<i>W/E Time</i>	2007	<10 ns	0.7 ns	0.3 ns	1 μs/10 ms	1/0.1ms	20μs/20ms[H]	10 ns [K]	20 ns [M]	50/120ns[P]
	2022	<10 ns	0.2 ns	70 ps	1 μs/10 ms	1 ms/0.1 ms	~10μs/10ms	1 ns[J]	<0.5 ns [N]	<50 ns
<i>Retention Time</i>	2007	64 ms	64 ms	[D]	>10 y	> 10 y	>10 y	>10 y	>10 y	>10 y
	2022	64 ms	64 ms	[D]	>10 y	> 10 y	>10 y	>10 y	>10 y	>10 y
<i>Write Cycles</i>	2007	>3E16	>3E16	>3E16	>1E5	>1E5	1E5	1E14	>3E16	1E8
	2022	>3E16	>3E16	>3E16	>1E5	>1E5	1E6	>1E16	>1E16	1E15
<i>Write Operating Voltage (V)</i>	2007	2.5	2.5	1.1	12	15	7–9	0.9-3.3	1.5 [M]	3 [P]
	2022	1.5	1.5	0.7	12	15	4-6	0.7–1	<1.5	<3
<i>Read Operating Voltage (V)</i>	2007	2	2	1.1	2	2	1.6	0.9–3.3	1.5 [M]	3
	2022	1.5	1.5	0.7	1.1	1.1	1.1	0.7–1	<1.8	<3
<i>Write Energy (J/bit)</i>	2007	5E-15 [B]	5E-15	7E-16	>1E-14 [F]	>1E-14 [F]	1E-13 [H]	3E-14 [L]	7E-11 [A]	5E-12 [Q]
	2022	2E-15 [B]	2E-15	2E-17	>1E-15 [F]	>1E-15 [F]	>1E-15	5E-15 [L]	2E-11 [A]	<1E-13 [Q]
<i>Comments</i>					Multiple-bit potential	Multiple-bit potential	Multiple-bit potential	Destructive read-out	Spin-polarized Write has a potential to lower Write current density and energy [O]	Multiple-bit potential

Notes for Table ERD3:

[A] 2007 ITRS PIDS chapter.

[B] Estimated as  $E \sim 0.5 * CV^2$  for  $C=25fF$ ,  $V_c=0.65$  Volts (in 2007) and  $V_c=0.35$  Volts in 2022 (energy to refresh is not included).

[C] See the [Embedded Memory Requirements table in the System Drivers chapter](#).

[D] SRAM memory state is preserved so long as voltage is applied.

[E] Embedded applications (see the [Embedded Memory Requirements table in the System Drivers chapter](#)).

[F] Lower bound for Fowler Nordheim write/erase.

[G] Trapping charge memories in PIDS chapter include SONOS, and a number of engineered barrier concepts, some of which are described in Table ERD5a.

[H] J-Y. Wu et al. "A Single-Sided PHINES SONOS Memory Featuring High-Speed And Low-Power Applications." *IEEE Electr. Dev. Lett.* 27 (2006) 127.

[I] K. R. Udayakumar et al. "Full-Bit Functional, High-Density 8 Mbit One Transistor-One Capacitor Ferroelectric Random Access Memory Embedded Within A Low-Power 130 nm Logic Process." *Jap. J. Appl. Phys.* 46 (2007) 2180-2183.

[J] "Nanoelectronics and Information Technology." Ed. Rainer Waser. Wiley-VCH, 2003, 568-569.

[K] H. Kohlstedt et al. "Current Status And Challenges Of Ferroelectric Memory Devices." *Microelectronic Eng.* 80 (2005) 296-304.

[L] Estimated as  $E \sim 0.5 * q * A * V$  for  $q=10.9 \mu C/cm^2$ ,  $A=0.33 \mu m^2$ ,  $V_c=1.5$  Volts (in 2007) and  $q=30 \mu C/cm^2$ ,  $A=0.069 \mu m^2$ ,  $V_c=0.7$  Volts (in 2022).

[M] N. Sakimura et al. "MRAM Cell Technology For Over 500-MHz SOC." *IEEE J. Solid-State Circ.* 42 (2007) 830-838.

## 8 Emerging Research Devices

[N] H. W. Schumacher. "Ballistic bit addressing in a magnetic memory cell array." *Appl. Phys. Lett.* v. 87, no. 4 (2005) 42504.

[O] Y. Jiang, T. Nozaki, S. Abe, T. Ochiai, A. Hirohata, N. Tezuka, K. Inomata. "Substantial Reduction Of Critical Current For Magnetization Switching In An Exchange-Biased Spin Valve." *Nature Materials*, v. 3, June 2004, 361-364.

[P] W. Y. Cho, B-H Cho, B-G. Choi, H-R Oh, S. Kang, K-S. Kim, K-H. Kim, D-E. Kim, C-K. Kwak, H-G. Byun, Y. Hwang, S. J. Ahn, G-H. Koh, G. Jeong, H. Jeong, and K. Kim. "A 0.18- $\mu\text{m}$  3.0-V 64-Mb Nonvolatile Phase-Transition Random Access Memory (PRAM)." *IEEE J. Solid-State Circuits* v. 40, no. 1 (2005) 291-300.

[Q] Estimated as  $E \sim 0.5 * F^2 R * t_w$  for  $I=235 \mu\text{A}$ ,  $R=3.54\text{E}3 \text{ Ohm}$ ,  $t_w=50 \text{ ns}$  (in 2007) and  $I=13 \mu\text{A}$ ,  $R=3.54\text{E}4 \text{ Ohm}$ ,  $<50 \text{ ns}$  (in 2022).

*Table ERD4 Transition Table for Emerging Research Memory Devices*

	<i>IN/OUT (Table ERD5)</i>	<i>Reason for IN/OUT</i>	<i>Comment</i>
<i>Nanofloating Gate Memory</i>	<b>OUT</b>	<b>Natural evolution of FG FLASH No major research issues Became a prototypical technology</b>	<b>ERD recommends to include NFLG memory in PIDS (Not included in 2007PIDS chapter)</b>
<i>Insulator Resistance Change Memory</i>	<b>OUT</b>	<b>Replaced by three new memory categories (see immediately below)</b>	<b>This memory category included several different memory types based on different mechanisms of operation</b>
<i>Fuse/Antifuse Memory</i>	<b>IN</b>	<b>Replacement for the Insulator Resistance Change memory</b>	
<i>Ionic Memory</i>	<b>IN</b>	<b>Replacement for the Insulator Resistance Change memory</b>	
<i>Electronic Effects Memory</i>	<b>IN</b>	<b>Replacement for the Insulator Resistance Change memory</b>	
<i>Nanomechanical Memory</i>	<b>IN</b>	<b>New device concept, promising characteristics, several recent publications</b>	

Table ERD5a Emerging Research Capacitance-based Memory Devices—  
Demonstrated and Projected Parameters

		Engineered tunnel barrier memory	Ferroelectric FET memory
<i>Storage Mechanism</i>		Charge on floating gate	Remnant polarization on a ferroelectric gate dielectric
<i>Cell Elements</i>		1T	1T
<i>Device Types</i>		FG FET with graded/multilayer gate insulator	FET with FE gate insulator
<i>Feature size F</i>	Minimum required	<65 nm	<65 nm
	Best projected	10 nm [A]	22 nm [I]
	Demonstrated	130/90 nm [B]	~2 $\mu\text{m}$ [J]
<i>Cell Area</i>	Minimum required	10 F <sup>2</sup>	8F <sup>2</sup> /4F <sup>2</sup> [F]
	Best projected	8F <sup>2</sup> /4F <sup>2</sup> [A, F]	8F <sup>2</sup> /4F <sup>2</sup> [F]
	Demonstrated	6F <sup>2</sup> [B], 4F <sup>2</sup> [C]	Data not available
<i>Read Time</i>	Minimum required	<15 ns	<15 ns
	Best projected	2.5 ns	2.5 ns
	Demonstrated	20 ns [D]	20 ns [H]
<i>W/E time</i>	Minimum required	1 $\mu\text{s}$ /10 ms	Application dependent
	Best projected	1 ns @ 9V [A]	2.5 ns [B]
	Demonstrated	~1 $\mu\text{s}$ @ 11V [B]	20 ns [K]
<i>Retention Time</i>	Minimum required	>10 y	>10 y
	Best projected	>10 y	>1 y
	Demonstrated	>10 y [B]	>30 days [L, M]
<i>Write Cycles</i>	Minimum required	>1E5	>1E5
	Best projected	>3E16	>3E16
	Demonstrated	1E5 [G]	1E12
<i>Write Operating Voltage (V)</i>	Minimum required	Application dependent	Application dependent
	Best projected	>3 V [E]	<0.9 V [I]
	Demonstrated	6.5 [B]	$\pm 6$
<i>Read Operating Voltage (V)</i>	Minimum required	2.5	2.5
	Best projected	0.7	0.7
	Demonstrated	2.5 [D]	2.5 [D]
<i>Write Energy (J/Bit)</i>	Minimum required	Application dependent	Application dependent
	Best projected	>1E-15	2E-15 [N]
	Demonstrated	Data not available	Data not available
<i>Comments</i>		Potential for multi-bit/cell storage	Potential for non-destructive readout
<i>Research activity [O]</i>		25	48

## 10 Emerging Research Devices

Notes for Table ERD5a:

- [A] K. K. Likharev. "Riding the crest of a new wave in memory." *IEEE Circ. & Dev.* v. 16, no. 4 (2000) 16-21.
- [B] P. Blomme; J. De Vos; A. Akheyar; L. Haspeslagh; J. Van Houdt; K. De Meyer. "Scalable Floating Gate Flash Memory Cell With Engineered Tunnel Dielectric and High-K ( $Al_2O_3$ ) Interpoly Dielectric." *Non-Volatile Semiconductor Memory Workshop, 2006. IEEE NVSMW 2006*: 52 – 53.
- [C] J. De Vos, L. Haspeslagh, M. Demand, K. Devriendt, D. Wellekens, S. Beckx, and J. Van Houdt. "A scalable Stacked Gate NOR/NAND Flash Technology compatible with high-k and metal gates for sub 45 nm generations." *Proc. ICICDT*, pp. 21-24, 2006.
- [D] Based on floating gate and SONOS data (see Table ERD3). The read voltage and read time of all 1T memory devices are expected to be similar.
- [E] Based on minimum barrier height of 1.5 eV for nonvolatile charge retention.
- [F] 4F2 is for NAND or multiple bit storage, see e.g. Y. Tabuchi, S. Hasegawa, T. Tamura, H. Hoko, K. Kato, Y. Arimoto, H. Ishiwara. "Multi-bit programming for 1T-FeRAM by local polarization method." 2005 SSDM, pp. 1038-1039.
- [G] Blomme, P., Van Houdt, J., Kristin De Meyer, "Write/erase cycling endurance of memory cells with  $SiO_2/HfO_2$  tunnel dielectric." *IEEE Tran. Device and Materials Reliability*, V 4 (2004): 345 – 352.
- [H] H. Ishiwara. "Application of Bismuth-layered perovskite thin films to FET-type ferroelectric memories." *Integrated Ferroelectrics* 79 (2006) 3-13.
- [I] Fitsilis M, Mustafa Y, Waser R, Scaling the ferroelectric field effect transistor, *Integrated Ferroelectrics* 70: 29-44 2005.
- [J] J. M. Takahashi and S. Sakai. "Self-aligned-gate Metal/Ferroelectric/Insulator/Semiconductor field-effect transistors with long memory retention." *Jap. J. Appl. Phys.* 44 (2005) L800-L802.
- [K] K. Aizawa, B-E. park, Y. Kawashima, K. Takabashi, and H. Ishiwara. "Impact of  $HfO_2$  buffer layers on data retention characteristics of ferroelectric-gate field-effect transistors." *Appl. Phys. Lett.* 85 (2004) 3199.
- [L] K. Takahashi, K. Aizawa, B-E. Park, and H. Ishiwara. "Thirty-days-long Data Retention in Ferroelectric-gate Ferroelectric Effect Transistor with  $HfO_2$  Buffer Layers." *Jap. J. Appl. Phys* 44 (2005) 6218-6220.
- [M] M. Takahashi and S. Sakai. "Self-aligned-gate Metal/Ferroelectric/Insulator transistors with long memory retention." *Jap. J. Appl. Phys.* 44 (2005) L800-L802.
- [N] Calculated based on the parameters of scaled ferroelectric capacitor projected in Ref. [I].
- [O] The number of referred articles in technical journals that appeared in the Science Citation Index database for 7/1/2005–7/1/2007.

Table ERD5b Emerging Research Resistance-based Memory Devices—  
Demonstrated and Projected Parameters

		Nanomechanical Memory	Fuse/Antifuse Memory	Ionic Memory	Electronic Effects Memory	Macromolecular Memory	Molecular Memories
<i>Storage Mechanism</i>		Electrostatically-controlled mechanical switch	Multiple mechanisms	Ion transport and redox reaction	Multiple mechanisms	Multiple mechanisms	Not known
<i>Cell Elements</i>		1T1R or 1D1R	1T1R or 1D1R	1T1R or 1D1R	1T1R or 1D1R	1T1R or 1D1R	1T1R or 1D1R
<i>Device Types</i>		1) nanobridge/cantilever 2) telescoping CNT 3) Nanoparticle	M -I-M (e.g., Pt/NiO/Pt)	1) cation migration 2) anion migration	1) Charge trapping 2) Mott transition 3) FE barrier effects	M-I-M (nc)-I-M	Bi-stable switch
<i>Feature size F</i>	Min. required	<65 nm	<65 nm	<65 nm	<65 nm	<65 nm	<65 nm
	Best projected	5-10 nm [B]	5-10 nm	5-10 nm	5-10 nm	5-10 nm	5 nm [U]
	Demonstrated	180 nm [A]	180 nm [E]	90 nm [G]	1 μm [L]	250 nm [R]	30 nm [AB]
<i>Cell Area</i>	Min. required	10F <sup>2</sup>	10 F <sup>2</sup>	10 F <sup>2</sup>	10 F <sup>2</sup>	10 F <sup>2</sup>	10 F <sup>2</sup>
	Best projected	5F <sup>2</sup>	8/5F <sup>2</sup> [H]	8/5F <sup>2</sup> [H]	8/5F <sup>2</sup> [H]	8/5F <sup>2</sup> [H]	5F <sup>2</sup>
	Demonstrated	Data not available	Data not available	8F <sup>2</sup> [G]	Data not available	Data not available	Data not available
<i>Read Time</i>	Min. required	<15 ns	<15 ns	<15 ns	<15 ns	<15 ns	<15 ns
	Best projected	<3 ns	<10 ns	<10 ns	<10 ns	<10 ns	<10 ns [U]
	Demonstrated	3 ns [C]	Data not available	<50 ns [G]	Data not available	~10 ns [S]	Data not available
<i>W/E time</i>	Min. required	Application dependent	Application dependent	Application dependent	Application dependent	Application dependent	Application dependent
	Best projected	<1 ns [A,B]	<10 ns	<20 ns [P]	<20 ns [M]	<10 ns	<40 ns [U]
	Demonstrated	3 ns [C]	10 ns/5 μs [E]	<50 ns [G]	100 ns [M]	10 ns [S]	0.2 s [V]
<i>Retention Time</i>	Min. required	>10 y	>10 y	>10 y	>10 y	>10 y	>10 y
	Best projected	>10 y	>10 y	>10 y	>10 y	Not known	Not known
	Demonstrated	~days [A]	>8 months [E]	>10 y [K]	1 y [N]	6 month [Y]	2 months [X]
<i>Write Cycles</i>	Min. required	>1E5	>1E5	>1E5	>1E5	>1E5	>1E5
	Best projected	>3E16	>3E16	>3E16	>3E16	>3E16	>3E16
	Demonstrated	>1E9 [A]	>1E6 [E]	>1E6 [G]	>1E3 [O]	>1E6 [S]	>2E3 [W]
<i>Write operating voltage (V)</i>	Min. required	Application dependent	Application dependent	Application dependent	Application dependent	Application dependent	Application dependent
	Best projected	Not known [D]	0.5/1	<0.5 V [Q]	<3 V	<1 V [R]	80 mV [Y]
	Demonstrated	1.5 V [A]	0.5/1 [E]	+0.6/-0.2 V [G]	3-5 V [L,M]	~±2 [S]	~±1.5 V [W]
<i>Read operating voltage (V)</i>	Min. required	2.5	2.5	2.5	2.5	2.5	2.5
	Best projected	0.7	<0.5	<0.2 V [Q]	0.7	0.7	0.3 [U]
	Demonstrated	1.5 V [A]	0.4 [E]	0.15 V [G]	0.7 V [L]	1 V [S]	0.5 V [W]
<i>Write energy (J/bit)</i>	Min. required	Application dependent	Application dependent	Application dependent	Application dependent	Application dependent	Application dependent
	Best projected	Not known [D]	Not known	1E-15 [J]	<1E-10	Not known	2E-19 [Y]
	Demonstrated	Data not available	1E-12 [F]	5E-14 [I]	1E-9 [P]	1E-13 [T]	Data not available
<i>Comments</i>		Inverse voltage scaling presents a problem	Potential for multi-bit storage	2 Mbit prototype chip demonstrated [G] Potential for multi-bit storage Low read voltage presents a problem	Potential for multi-bit storage Low read voltage presents a problem		160 Kbit prototype chip demonstrated [V]
<i>Research activity [Z]</i>		22	30	47	44	77	90

CNT—carbon nanotube

Notes for Table ERD5b:

[A] J. W. Ward, M. Meinhold, B. M. Segal, J. Berg, R. Sen, R. Sivarajan, D. K. Brock, and T. Rueckes. "A Non-Volatile Nanoelectromechanical Memory Element Utilizing A Fabric Of Carbon Nanotubes." *Non-Volatile Memory Technology Symposium*, 15-17 Nov. 2004, pp. 34-38.

[B] T. Rueckes et al. "Carbon nanotube-Based Nonvolatile Random Access Memory for Molecular Computing." *Science* 289 (2000): 94-97.

[C] [www.nantero.com](http://www.nantero.com)

[D] The projections for WRITE voltage and WRITE energy depend on the length of nanoelectromechanical element. For very small length, the operating voltage might be too high for practical use, as follows from theoretical analysis in: M. Dequesnes et al. "Calculation of Pull-In Voltages For Carbon-Nanotube-Based Nanoelectromechanical Switch." *Nanotechnology* 13 (2002) 120. R. Lefevre et al. "Scaling Law in Carbon Nanotube Electromechanical Devices." *Phys. Rev. Lett.* 95 (2005) 185504.

## 12 Emerging Research Devices

- [E] G. Baek, et al. "Highly Scalable Nonvolatile Resistive Memory Using Simple Binary Oxide Driven By Asymmetric Unipolar Voltage Pulses." 2004 International Electron Devices Meeting, San Francisco, CA, USA, 13/12/2004-15/12/2004, 587-90.
- [F] Estimated based on experimental data reported in Ref. [E]:  $E \sim 0.5 \text{ V} \cdot I \cdot t_w$ , for  $V=1 \text{ Volt}$ ,  $I=0.5 \text{ mA}$ ,  $t_w=10 \text{ ns}$ .
- [G] S. Dietrich, M. Angerbauer, M. Ivanov, D. Gogl, H. Hoenigschmid, M. Kund, C. Liaw, M. Markert, R. Symanczyk, S. Bournat, and Gerhard Mueller. "A Nonvolatile 20Mbit CBRAM Memory Core Featuring Advanced Read And Program Control." IEEE J. Solid-State Circ. 42 (2007) 839. [H]  $8F^2$  for 1T1R,  $5F^2$  for 1R cells.
- [I] Estimated based on experimental data reported in Ref. [G]:  $E \sim 0.5 \text{ V} \cdot I \cdot t_w$ , for  $V=0.6 \text{ Volt}$ ,  $I=10 \mu\text{A}$ ,  $t_w=50 \text{ ns}$ .
- [J] Estimated as  $E \sim 0.5 \text{ V}^2 / R_{ON} \cdot t_w$ , for  $V=0.2 \text{ Volts}$ ,  $R_{ON}=2E5 \text{ Ohm}$ ,  $t_w=10 \text{ ns}$ .
- [K] Obtained in ref. [G] from elevated temperature accelerated data retention measurements over 30 h.
- [L] M. Fujimoto et al. "Resistivity and Resistive Switching Properties of  $\text{Pr}_{0.7}\text{Ca}_{0.3}\text{MnO}_3$  thin Films." Appl. Phys. Lett. 89 (2006) 243504.
- [M] S. T. Hsu, T. Li and N. Awaya. "Resistance Random Access Memory Switching Mechanism." J. Appl. Phys. 101 (2007) 0245517.
- [N] Y. Watanabe, J.G. Bednorz, A. Bietsch, Ch. Gerber, D. Widmer, A. Beck, S. J. Wind. "Current-driven Insulator-conductor Transition and Non-volatile Memory in Chromium-doped  $\text{SrTiO}_3$  Single Crystals." Appl. Phys. Lett. 78, 2001, 3738.
- [O] C. Papagianni, Y. B. Nian, Y. Q. Wang, N. J. Wu, A. Igmatiev, "Impedance Study of Reproducible Switching Memory effect." 2004 International Electron Devices Meeting, San Francisco, CA, USA, 13/12/2004-15/12/2004, 125-128.
- [P] S. Liu, et al. "Electro-resistive Memory Effect in Colossal Magnetoresistive Films and Performance Enhancement by Post-annealing." Mat. Res. Soc. Symp. Proc. vol. 648 (2001) P3.26.1-8.
- [Q] Electrochemical cell potentials control the write voltage. In appropriate combinations, 0.5 V will leave some safety margin. Read voltages will be significantly smaller.
- [R] R. Muller, S. De Jonge, K. Myny, D. J. Wouters, J. Genoe, and P. Heremans. "Organic CuTCNQ integrated in complementary metal oxide semiconductor copper back end-of-line for nonvolatile memory." Appl. Phys. Lett. 89 (2006) 223501.
- [S] L. P. Ma, J. Liu, and Y. Yang. "Organic electrical bistable devices and rewritable memory cells" Appl. Phys. Lett. v. 80, no. 16 (2002) 2997-2999.
- [T] Estimated based on experimental data reported in Ref. [S]:  $E \sim 0.5 \text{ V} \cdot I \cdot t_w$ , for  $V=2 \text{ Volts}$ ,  $I=10 \mu\text{A}$ ,  $t_w=10 \text{ ns}$ .
- [U] A. DeHon, S. C. Goldstein, P. J. Kuekes, P. Lincoln. "Nonphotolithographic nanoscale memory density prospects." IEEE Trans. Nanotechnol. v. 4, no. 2 (2005) 215-228.
- [V] J. E. Green, J. W. Choi, A. Boukai, Y. Bunimovich, E. Johnston-Halperin, E. Delonno, Y. Luo, B. A. Sheriff, K. Xu, Y. S. Shin, H-R. Tseng, J. F. Stoddart, and J. R. Heath. "A 160-kilobit molecular electronic memory patterned at 1011 bits per square centimetre." Nature 445 (2007) 414.
- [W] W. Wu, G-Y. Jung, D. L. Olynick, J. Straznicky, Z. Li, X. Li, D. A. A. Ohlberg, Y. Chen, S-Y. Wang, J. A. Liddle, W. M. Tong, and R. S. Williams, "One-kilobit cross-bar molecular memory circuits at 30-nm half-pitch fabricated by nanoimprint lithography." Appl. Phys. A v. 80 (2005) 1173-1178.
- [X] Chen Y., Ohlberg D.A.A., Li XM, Stewart D.R., Williams R.S., Jeppesen J.O., Nielsen K.A., Stoddart J.F., Olynick D.L., Anderson E.. "Nanoscale Molecular-switch Devices Fabricated by Imprint Lithography." Appl. Phys. Lett 82 (2003) 1610.
- [Y] V. Meunier, S. V. Kalinin, and B. G. Sumpter, "Nonvolatile memory elements based on the intercalation of organic molecules inside carbon nanotubes." Phys. Rev. Lett. 98 (2007) 056401.
- [Z] The number of referred articles in technical journals that appeared in the Science Citation Index database for 7/1/2005–7/1/2007.

### MEMORY DEVICES—DEFINITION AND DISCUSSION OF TABLE ENTRIES

#### A. Capacitance-based (Table ERD5a)

**Engineered Tunnel Barrier Memory**—The engineered tunnel barrier memory includes the concept of floating gate memory with graded or multilayer barrier insulator to improve write/erase properties. The graded (e.g., "crested") barrier floating gate memory<sup>1, 2</sup> uses a stack of insulating materials to create a special shape of barrier enabling effective tunneling into and out of the storage node. This concept is very attractive, however the realization of a graded bandgap tunnel barrier fabricated using layered dielectrics is very difficult to achieve. This requires new dielectric materials with graded bandgap and graded dielectric constant. The concept of graded bandgap dielectric materials is analogous to the graded bandgap III-V heterostructures. It is noteworthy that a graded  $\text{Al}_x\text{Ga}_{1-x}\text{As}/\text{GaAs}$  structure was used to fabricate a graded charge injection barrier,<sup>3</sup> the experimentally demonstrated predecessor of the graded injection barrier memory concept discussed above. The crested tunnel barrier stack structure  $\text{Si}_3\text{N}_4/\text{SiO}_2/\text{Si}_3\text{N}_4$  was experimentally investigated and an improvement of its NVM characteristics was reported<sup>4</sup>. Also, there were recent studies of  $\text{AlO}_x$  and  $\text{HfO}_2$ <sup>5, 6</sup> layers as a possible candidate for the graded tunneling barrier.

In the VARIOT memory<sup>7,8</sup>, a dual layer dielectric stack with two different dielectric constants is used. This structure allows a high tunneling current at a relatively low applied voltage while providing good data retention. An engineered tunneling barrier allows the voltage necessary to program or erase the memory cell to be lowered. Stacks consisting of  $\text{SiO}_2$  and  $\text{HfO}_2$  or  $\text{Al}_2\text{O}_3$  have been experimentally studied, and they demonstrated lower voltage programming by tunneling and ten years of data retention.

In another concept, the band-gap engineered SONOS memory<sup>9</sup> (BE-SONOS), an ultrathin  $\text{SiO}_2/\text{Si}_3\text{N}_4/\text{SiO}_2$  barrier is used to replace the tunnel oxide. Such a barrier creates a necessary asymmetry between erase and store modes.

**Ferroelectric FET Memory**—Conventional 1T1C ferroelectric RAM (FeRAM) requires switchable polarization charges in the same order as charges stored on a DRAM cell capacitor. This amount of required charge leads to the necessity of 3D folded ferroelectric capacitor and limits the scalability due to the capacitor area requirements. In contrast, if the

ferroelectric capacitor is integrated into the gate stack of a FET, the ferroelectric polarization directly affects charges in the channel and leads to a defined shift of the input characteristics of the FET. This 1T memory device is called ferroelectric FET (FeFET)<sup>10</sup>. At the channel interface, a high quality insulator will still be required to guarantee a low interface state density. Hence, the device realistically shows a metal-ferroelectric-insulator-semiconductor (MFIS) gate stack. Sometimes, another metal layer is introduced between the ferroelectric and the insulator (MFMIS). The FeFET device scales as a MOSFET. However, scaling is projected to end approximately with 22 nm, because the insulation layer becomes too thin and the properties of the ferroelectric with respect to thickness dependence of the coercive field will not allow further reduction.<sup>11</sup> In the last decade, many attempts have been made to fabricate FeFET-based nonvolatile memories. The major challenge is the long-term reliability related to the ferroelectric-semiconductor interface. Recently, significant improvements in the retention time have been reported.<sup>12, 13</sup> Other reliability issues such as fatigue and imprint are not yet thoroughly studied and understood.

### *B. Resistance-based (Table ERD5b)*

Resistance-based memories consist of a nanoelectromechanical memory and of a range of metal-insulator-metal (MIM) systems, which show electrical pulse induced resistance change effects. The conceivable mechanisms of the resistive switching in MIM systems often consist of combination of physical and/or chemical effects. The mechanisms can be grouped according to a dominant contribution by thermal effects, by ionic effects, or by electronic effects<sup>14</sup>. This section will first discuss nanoelectromechanical memory followed by discussion of three metal-insulator-metal systems.

*Nanoelectromechanical Memory (NEMM)*—The NEMM is based on a bi-stable nanoelectromechanical switch. In this concept, mechanical digital signals are represented by displacements of solid nanoelements (e.g., nanowires, nanorods or nanoparticles), which results in closing or opening an electrical circuit. The original concept of NEMM was a carbon nanotube (CNT) cross-bar memory<sup>15</sup>. Each memory element is based on a suspended crossed CNT. A cross-bar array of CNTs forms mechanically bi-stable, electrostatically-switchable device elements at each cross point, and the memory state is read out as the junction resistance. Several different modifications of NEMMS are currently being explored, including: CNT bridge<sup>16</sup>, CNT cantilevers<sup>17</sup>, and silicon cantilevers.<sup>18</sup> Recently, a nanoelectromechanical device incorporating the nanocrystalline silicon (nc-Si) dots has been proposed.<sup>19</sup> The nc-Si dots are embedded as charge storage centers in a mechanically bistable floating gate formed in a MOSFET structure. In addition to nonvolatile RAM, a nanoelectromechanical shift register memory has recently been proposed.<sup>20</sup> A difficult challenge of NEMM is reliable fabrication of dense memory arrays due to material and fabrication issues, such as lack of control of CNT parameters.

*Unipolar Fuse/Antifuse Memory*—A typical resistive switching phenomena in a MIM structure based on a thermal effect is manifest in a unipolar characteristic. It is initiated by a voltage-induced partial dielectric breakdown in which the material in a discharge filament is significantly modified due to Joule heating. Due to the current compliance, only a weak conductive filament with a controlled resistance is formed. This filament may be composed of the electrode metal transported into the insulator, carbon from residual organics<sup>21</sup>, or decomposed insulator material such as sub-oxides.<sup>22</sup> During the reset transition, this conductive filament is disrupted thermally again because of high power density in the order of  $10^{12}$  W/cm<sup>3</sup> generated locally. This mechanism is referred to as the fuse-antifuse type. One candidate out of many is NiO, first reported in the 1960s.<sup>23</sup> Recently, the filamentary nature of the conductive path in the ON-state has been confirmed for NiO<sup>24</sup> and TiO<sub>2</sub><sup>25</sup>. Pt/NiO/Pt thin film cells have been successfully integrated into CMOS technology to demonstrate nonvolatile memory operation.<sup>26</sup> A critical parameter for this unipolar switching effect seems to be the value of the current compliance. Note that while thermal effects seem to dominate in the unipolar resistive switching, there are indications that electrochemical processes also play a role.<sup>27,28,29</sup> Recent studies of copper oxide resistive switching showed very strong electrode dependence.<sup>30</sup> Switching current, and therefore the write energy, is relatively high in this type of memory. Another issue is relatively large dispersion of memory switching parameters. Recently, progress on both issues was demonstrated. Smaller switching current densities were reported<sup>31</sup>, and the dispersion of all memory switching parameters was minimized by using thin IrO<sub>2</sub> layers between NiO and electrodes.<sup>32</sup>

*Ionic Memory*—The memory operation is based on redox processes involving the electrode material or the insulator material, or both. The insulator is required to exhibit ionic conductivity. The material class is comprised of oxides, higher chalcogenide (including glasses), semiconductors, as well as organic compounds including polymers. One variant is based on the cation transport, the cathodic reduction and the growth of metallic filaments. Primarily Ag and Cu-based systems have been successfully realized in demonstrator cells.<sup>33, 34</sup> A filament thus formed connecting opposite electrodes leads to a low-resistance state, while oxidation dissolves the filament and restores the high-resistance state. Other variants originate from anion (e. g., oxygen ion) transport and redox reactions that introduce an electronic conduction within the insulator material itself.<sup>35, 36</sup> In most cases, a formation process is required before the bi-stable switching can be started. Often, the conduction is of filamentary nature. If this effect can be controlled, memories based on this bi-stable switching process can be scaled to very small feature sizes. The switching speed is limited by the ion transport. If the active distance

## 14 Emerging Research Devices

that is relevant for the redox controlled bi-stable switching is small (in the < 10 nm regime) the switching time can be as low as a few nanoseconds. Precise predictions are not yet possible, because the details of the mechanism of the reported phenomena are still unknown.

*Electronic Effects Memory*—The electronics effects memory includes three different mechanisms: 1) charge injection and trapping, 2) Mott transition, and 3) ferroelectric polarization effects:

1. Charge injection and trapping can be a cause for the changes in resistance. In the charge-trap model (Simmons-Verderber theory<sup>37</sup>), charges are injected by Fowler-Nordheim tunneling at high electric fields and subsequently trapped at sites such as defects or metal nanoparticles within the insulator. This modifies the electrostatic barrier character of the MIM structure and, hence, the resistance of the structure. In a modified model, trapping at interface states is discussed to affect the adjacent Schottky barrier at various metal/semiconducting perovskite interfaces.<sup>38,39</sup> Another example is Si nanowire memory, where the resistance of a polycrystalline Si nanowire is modulated with a small number of charges trapped at the grain boundaries within the wire.<sup>40,41</sup> While this approach suffers lack of reproducibility, the elimination of the bulk MOSFET allows a significant reduction of the cell size. A 128 Mbit memory based on silicon nanowires has been demonstrated.<sup>42</sup> A materials issue that requires further investigation is cycling fatigue—defect formation during switch cycles. The formation of defects may limit both the lifetime and the dimensional scaling due statistical uncertainty of defect density distribution.<sup>43</sup>
2. In the Mott transition memory charge injection induces transition from strongly correlated to weakly correlated electrons, resulting in an insulator-metal transition. The Mott transition mechanism was reported for perovskite-type oxides such as (Pr, Ca)MnO<sub>3</sub> (PCMO),<sup>44, 45, 46</sup> SrTiO<sub>3</sub>:Cr<sup>47</sup> and Ag/CeO<sub>2</sub>/LCMO heterostructures.<sup>48</sup> Recently, Mott transition resistive switching was also reported for the Pt/TiO<sub>2</sub>/TiN/Pt system.<sup>49,50</sup> A critical issue of this type of device is the sensitivity of the behavior of correlated electrons to small changes in parameters, including charge density, strain, disorder, and local chemical composition.<sup>51</sup> Thus, precise control of physical and chemical structure of the material and interfaces is crucial.
3. The ferroelectric polarization can modify the tunneling properties of ultrathin films or modify the Schottky-type space-charge layer in adjacent semiconducting layers<sup>52,53</sup>, resulting in ferroelectric resistive switching. At present, the ferroelectric origin of the observed switching phenomena was not definitely confirmed.

*Macromolecular Memory*—Macromolecular memory, sometimes referred to as polymer or organic memory, consists of a memory element, which is a thin-film of organic material with embedded metal components. The embedded metal components could be thin metal layer, metal nanoclusters<sup>54, 55, 56, 57, 58</sup>, or metal ions in organometallic materials CuTCNQ and AgTCNQ (TCNQ=7,7,8,8-tetracyano-p-quinodimethane).<sup>59</sup> A memory device based on C<sub>60</sub> molecules embedded in polymer film was recently reported.<sup>60</sup> All these structures can exhibit two states of different conductivities, at the same applied voltage. The WRITE operation is performed by applying a voltage pulse to the structure, which results in reversible switching between a low-resistance and a high-resistance state. After transition occurs, the device remains in one of two states after turning off the power. The ERASE operation is performed by application of a reverse voltage pulse.

Experimental results suggest that the embedded metal layer plays a critical role in bistable  $I-V$  characteristics of the Macromolecular Memory element<sup>61</sup>. The memory operation mechanism is still unclear. It does not appear to be associated with the formation of conducting filaments, as in the case of the fuse/antifuse or ionic memories. Some researchers<sup>62</sup> suggested that the mechanism of bistability could be explained by the Simmons-Verderber theory,<sup>63</sup> according to which the changes in resistance are due to trapping the charge in the discrete metal nanocrystals, indicating that this type of memories falls into the class of electronic effect memories.

*Molecular Memory*—Molecular memory is a broad term encompassing different proposals for using individual molecules as building blocks of memory cells in which one bit of information can be stored in the space of a molecule. One experimentally demonstrated approach is based on rapid reversible change of effective conductance of a molecule attached between two electrodes controlled by applied voltage.<sup>64, 65, 66, 67</sup> In this molecular memory data are stored by applying an external voltage that causes the transition of the molecule into one of two possible conduction states. Data is read by measuring resistance changes in the molecular cell. There are also concepts for combining molecular components with current memory technology, such as DRAM<sup>68</sup> and floating gate memory. The mechanism of conductivity switching in molecules is not completely understood. Several of the earlier reported experimental results on electron transport through molecules were found to be due to formation of metal filaments along the molecule attached between two metal electrodes.<sup>69</sup> Hence, the intrinsic behavior of molecular switches may often be masked by other effects. The next step namely molecular interconnects between functionally active molecules is viewed as a long-term research goal. The knowledge base for molecular electronics needs further fundamental work.

## LOGIC AND ALTERNATIVE INFORMATION PROCESSING DEVICES

Three previous editions of the ERD Logic section have evaluated alternative logic technology entries in terms of their potential to displace scaled CMOS devices in high performance general purpose computing. The conclusion reached in these previous editions was that none of the alternative technologies surveyed had a high potential for displacing the scaled CMOS devices on the ITRS roadmap scheduled for the end of the next decade. Therefore, in light of the huge amount of research activity taking place in alternative technologies around the world, the natural question to ask is whether there are some useful information processing functions other than general purpose Boolean logic where the particular physical characteristics of an emerging technology could offer an advantage relative to and combined with scaled CMOS. This edition of the Emerging Research Device chapter addresses this and related questions.

Also, as in previous sections of the ERD chapter, this section includes a transition table, Table ERD6 as shown below. The transition table provides the disposition of technologies transitioned into and out of Table ERD7a from 2005 to 2007. It also gives a preview of new technologies that may be included in the 2009 edition. Table ERD6 shown below contains four entries that will be tracked for possible future inclusion.

Any analysis of projected performance of alternative devices for non-Boolean applications is intimately related to the associated architectural configuration. As noted in the Emerging Research Architecture section, the current industry trend towards heterogeneous asymmetric multicore processors is consistent with the idea that future systems could support dedicated coprocessors utilizing novel devices for specialized applications. These dedicated coprocessors and accelerators would be integrated as one or more cores dedicated to specific operations in an otherwise conventional general purpose CMOS-based system. Specific examples might include an image recognition or speech recognition coprocessor, a Bayesian inference engine for data mining, or an associative memory unit for synthesis applications.

The Emerging Research Device Logic section is therefore expanded to include consideration of novel devices for both general purpose, Boolean logic as well as special purpose applications such as recognition, mining and synthesis. To this end, the section is organized around two tables rather than one. Table ERD7a is very similar to the logic table in previous editions of the ERD chapter. It contains parameters for the alternative technology entries relevant to evaluating performance of each technology for general purpose Boolean logic. The motivation for doing this is to provide a convenient scorecard to chart research progress in the alternative technology in the prior two years. The second table, Table ERD7b, evaluates some of the same novel devices but for new applications that the [System Drivers chapter](#) predicts to be of major importance over the next decade. It is well understood that the novel applications will require novel architectures but they may well also open the door for novel devices with response functions quite different from those of CMOS devices.

Table ERD6 Transition Table for Emerging Research Logic Devices





	<i>IN/OUT</i>	<i>Reason for IN/OUT</i>	<i>Comment</i>
<i>Rapid Single Flux Quanta (RSFQ)</i>	<b>OUT</b>	<b>RSFQ devices, systems and circuits have been developed, prototyped, and fabricated. They could become an important technology if the correct market driver emerges</b>	<b>Design and fabrication lines for RSFQ systems exist. Cryogenic operation, cost and material integration issues limit application space</b>
<i>CMOS extension-III-V channel replacements</i>	<b>IN</b>	<b>Low bandgap, compound III-V semiconductors can potentially improve transistor performance</b>	<b>Research on compound III-V semiconductors on Si substrates has increased significantly over the last 2 years</b>
<i>Impact Ionization MOS</i>	<b>Possible Future</b>	<b>Simulation results showing very low sub threshold slopes indicate potential for low power operation</b>	<b>Reliability remains an issue may be included in future editions</b>
<i>Nano Electro Mechanical Systems (NEMS)</i>	<b>Possible Future</b>	<b>Potential for ultra low leakage device based on nano relay operation</b>	<b>Issues associated with stiction, speed, active power and reliability are being studied –may be included in future editions</b>
<i>Lateral interband tunneling transistor</i>	<b>Possible Future</b>	<b>Potential to utilize gate modulated interband tunneling to reduce subthreshold slope</b>	<b>May be included in future editions</b>
<i>Floating gate MOS devices</i>	<b>Possible Future</b>	<b>Devices with nanocrystals embedded in gate allow circuits with tuneable thresholds. Potential for low power circuits</b>	<b>May be included in future editions</b>

### LOGIC DEVICES

The emerging logic technology entries included in this edition of the roadmap differ slightly from previous versions. The differences are summarized below. The parameters listed in the logic table are those relevant to high performance general purpose computing. All the quantitative parameters have separate entries for best projected value and best demonstrated value and the values for each are referenced.

1. Extensions to CMOS—Low dimensional structures previously included carbon nanotube FETs, nanowire FETs, and nanowire heterostructures. This edition will also include devices using nanoribbon graphene.
2. Extensions to CMOS—MOSFETs including high mobility Ge and III-V compound semiconductor layers as channel replacement materials.
3. Single electron devices discussion has similar scope to previous editions.
4. Molecular devices has similar scope to previous editions with primary focus on molecule on CMOS architecture (CMOL) concept.
5. Ferromagnetic logic devices are based on collective magnetic effects associated with the magnetic polarity of a nanodomain.
6. Spin devices are based on spin dynamics of one or a few electrons, defects, or nuclei.

Table ERD7a Emerging Research Logic Devices—Demonstrated and Projected Parameters

Device								
		FET Extension						
Typical example devices		FET [A]	1D structures	Channel replacement	SET	Molecular	Ferromagnetic logic	Spin transistor
Typical example devices		Si CMOS	CNT FET NW FET NW hetero-structures Nanoribbon transistors with graphene	III-V compound semiconductor and Ge channel replacement	SET	Crossbar latch Molecular transistor Molecular QCA	Moving domain wall M: QCA	Spin Gain transistor  Spin FET  Spin Torque Transistor
Cell Size (spatial pitch) [B]	Projected	100 nm	100 nm [D]	300 nm [I]	40 nm [O]	10 nm [U]	140 nm [Y]	100 nm [C]
	Demonstrated	590 nm	~1.5 μm [E]	1700 nm [J]	~200 nm [K, L]	~2 μm [V]	250 nm [Z, AA]	100 μm [AB]
Density (device/cm <sup>2</sup> )	Projected	1E10	4.5E9	6.1E9	6E10	1E12	5E9	4.5E9
	Demonstrated	2.8E8	4E7	3.5E7	~2E9	2E7	1.6E9	1E4
Switch Speed	Projected	12 THz	6.3 THz [F]	>1 THz	10 THz [Q]	1 THz [W]	1 GHz [Y]	40 GHz [AC]
	Demonstrated	1.5 THz	200 MHz [G]	>300 GHz	2 THz [R]	100 Hz [V]	30 Hz [Z, AA]	Not known
Circuit Speed	Projected	61 GHz	61 GHz [C]	61 GHz [C]	1 GHz [O]	1 GHz [U]	10 MHz [Y]	Not known
	Demonstrated	5.6 GHz	220 Hz [H]	Data not available	1 MHz [P]	100 Hz [V]	30 Hz [Z]	Not known
Switching Energy, J	Projected	3E-18	3E-18	3.00E-18	1×10 <sup>-18</sup> [O] [>1.5×10 <sup>-17</sup> ] [S]	5E-17 [X]	~1E-17 [Z]	3E-18
	Demonstrated	1E-16	1E-11 [H]	1E-16 [J]	8×10 <sup>-17</sup> [T] [>1.3×10 <sup>-14</sup> ] [S]	3E-7 [V]	6E-18 [AA]	Not known
Binary Throughput, GBit/ns/cm <sup>2</sup>	Projected	238	238	61	10	1000	5E-2	Not known
	Demonstrated	1.6	1E-8	Data not available	2E-4	2E-9	5E-8	Not known
Operational Temperature		RT	RT	RT	RT [M, N]	RT	RT	RT
Materials System		Si	CNT, Si, Ge, III-V, In <sub>2</sub> O <sub>3</sub> , ZnO, TiO <sub>2</sub> , SiC <sub>x</sub>	InGaAs, InAs, InSb	III-V, Si, Ge,	Organic molecules	Ferromagnetic alloys	Si, III-V, complex metals oxides
Research Activity [AD]			379	62	91	244	32	122

## 18 Emerging Research Devices

Notes for Table ERD7a:

[A] For Si CMOS entry, parameters for high performance MPU are used: "Projected" (2022), "Demonstrated" (2007).

[B] The effective dimension that one transistor occupies on the MPU chip floor space. For CMOS MPU chips, the relation between cell size and  $L_g$  holds approximately constant by scaling: cell size =  $20L_g$ .

[C]  $L_g = 5$  nm.

[D] Size and circuit speed scaling of these structures is the same as the scaling of MOSFETs.

[E] J. Appenzeller, Y.-M. Lin, J. Knoch, P. Avouris. "Band-to-band Tunneling in Carbon Nanotube Field-Effect Transistors." *Phys. Rev. Lett.*, v. 93, no. 19 (2003) 196805.

[F] P. J. Burke. "AC Performance of Nanoelectronics: Towards a Ballistic THz Nanotube Transistor." *Solid-State Electron.* v. 48 (2004) 1981-1986.

[G] Singh DV, Jenkins KA, Appenzeller J. "Direct Measurements of Frequency Response of Carbon Nanotube Field Effect Transistors." *Electronics Letters* 41 (5): 280-282 MAR 3 2005.

[H] A. Javey, Q. Wang, A. Ural, Y.M. Li, H.J. Dai. "Carbon Nanotube Transistor Arrays for Multistage Complementary Logic and Ring Oscillators." *Nano Lett.* v. 2, no. 9 (2002) 929-932.

[I] Estimated as  $20L_g$  for the minimum projected  $L_g = 15$  nm (InGaAs): A. Asenov, et al. "Simulation of Implant Free III-V MOSFETs for High Performance Low Power Nano-CMOS Applications." *Microelectronic Eng.* 84 (2007) 2398-2403.

[J] Estimated as  $20L_g$  for  $L_g = 85$  nm reported in: S. Datta. "III-V Field-Effect Transistors for Low Power Digital Logic Applications." *Microelectronic Eng.* 84 (2007) 2133-2137.

[K] M.C. Lin, Aravind K., Wu C.S., et al. "Cyclotron Localization in a Sub-10-nm Silicon Quantum Dot Single Electron Transistor." *Appl. Phys. Lett.* 90 (3): Art. No. 032106 JAN 15 2007

[L] M. Hofheinz, Jehl X., Sanquer M., et al. "Simple and controlled Single Electron Transistor Based on Doping Modulation in Silicon Nanowires." *Appl. Phys. Lett.* 89 (14): Art. No. 143504 OCT 2 2006.

[M] M. Kobayashi, Hiramoto T. "Large Coulomb-blockade Oscillations and Negative Differential Conductance in Silicon Single-Electron Transistors with [100]- and [110]-Directed Channels at Room Temperature." *Jap. J. Appl. Phys. Pt 1-46* (1): 24-27 JAN 2007.

[N] C. Dubuc, Beauvais J, Drouin D. "Single-electron Transistors with Wide Operating Temperature Range." *Applied Physics Letters* 90 (11): Art. No. 113104 MAR 12 2007.

[O] For SET logic circuits, device size/density, circuit speed, switching energy and operational temperature are interdependent. The values in the table were derived for a complex circuit operating at 1 GHz: R. H. Chen, A. N. Korotkov, and K. K. Likharev. "Single-electron Transistor Logic." *Appl. Phys. Lett.* v. 68, no 14 (1996) 1954.

[P] C. Hof, et al. "Manipulating Single Electrons with a Seven-Junction Pump." *IEEE Trans. Instr. Measur.* 54 (2005) 670-672.

[Q] K.S. Park, et al. "SOI Single-electron Transistor with Low RC delay for Logic Cells and SET/FET Hybrid ICs." *IEEE Trans. Nanotechnology* v. 4, no. 2 (2005) 242.

[R] In notation [O] above, the reported number of 2 THz for "intrinsic speed" of an experimental SET was derived from capacitance measurements, and not from experimental time-dependent characteristics.

[S] The value in the [ ] is the value that includes cooling energy. If an ideal Carnot refrigerator is used for cooling to the operation temperature  $T_c$ , the

$$E_{sw} > E_c \cdot \frac{300}{T_c}$$

total switching energy, where  $E_c$  is the net switching energy, when cooling energy is not taken into account.

[T] K. Tsukagoshi, B. W. Alphenaar, K. Nakazato. "Operation of Logic Function in a Coulomb Blockade Device." *Appl. Phys. Lett.* 73 (1998) 2515.

[U] A. DeHon and M. J. Wilson. "Nanowire-Based Sublithographic Programmable Logic Arrays, Proc. Intern.Sym. on Field-Program." *Gate Arrays (FPGA2004, Feb. 22-24, 2004)*.

[V] P. J. Kuekes, D. R. Stewart, R. S. Williams. "The Crossbar Latch: Logic Value Storage, Restoration and Inversion in Crossbar Circuits." *J. Appl. Phys.* v. 93 (2005) 034301.

[W] J.M.Seminario, Derosa P.A., Cordova L.E., et al. "A Molecular Device Operating at Terahertz Frequencies: Theoretical Simulations." *IEEE Transactions On Nanotechnology* 3 (1): 215-218, March 2004.

[X] A. DeHon. "Array-Based Architecture for FET-Based Nanoscale Electronics." *IEEE Trans. Nanotechnol.* V. 2, no. 1 (2003) 23.

[Y] M. C. B. Parish and M. Forshaw. "Physical Constraints on Magnetic Quantum Cellular Automata." *Appl. Phys. Lett.* v. 83, no. 10 (2003) 2046-2047.

[Z] Cowburn and M.E. Welland. "Room Temperature Magnetic Quantum Cellular Automata." *Science* v. 287, no. 5457 (2000) 1466.

[AA] D.A. Allwood, et al. "Submicrometer Ferromagnetic NOT Gate and Shift Register." *Science* 296 (2002) 2003.

[AB] T. Hirose, Y. Fujiwara, M. Jimbo, T. Kobayashi, S. Shiomi. "Magneto-current of Magnetic Tunnel Transistors Employing Various Schottky Junctions." *J. Magnetism and Magnet. Materials* v. 286 (2005) 124-127.

[AC] D.E. Nikonov, Bourianoff G.I. "Spin gain Transistor in Ferromagnetic Semiconductors - The Semiconductor Bloch-equations Approach." *IEEE Transactions On Nanotechnology* 4 (2): 206-214 March 2005.

[AD] The number of articles in technical journals that appeared in the Science Citation Index database for July 2005-July 2007.

### LOGIC DEVICES—DEFINITION AND DISCUSSION OF TABLE ENTRIES

*Extensions to CMOS: Low-dimensional Structures*—There are many efforts currently underway to extend traditional CMOS devices. Two of the primary approaches involve strategies to replace the FET channel with novel high carrier mobility materials. Some of the materials being considered are not semiconducting in their bulk form and display a semiconducting band structure only under quantum confinement. The three principle types of quantum-confined structures in the research community today are carbon nanotubes, nanowires, and graphene nanoribbons. Recent research activity in nanowire (NW) and carbon nanotube (CNT) devices can in general be divided into the three general categories of (1) experimental growth and assembly, (2) CNT and NW device fabrication and characterization, (3) CNT and NW circuits and integration.

Important progress has been the demonstration of various avenues for gaining better control over the chirality of nanotube materials<sup>70 71</sup> by means of adjusting the plasma parameters of the PECVD chamber and catalyst engineering respectively.

An alternative approach for controlling the nanotube characteristics is a selective etch of metallic nanotubes from assembled films. Such methods can yield up to 96% semiconducting tubes. While individual nanotubes have been selectively doped with N and P type dopants, doping of nanotubes arrays has not yet been demonstrated. Progress has been made in understanding the role of contacts as a source of  $1/f$  noise.<sup>72</sup>

Important progress has also been made toward better characterization of miniaturized CNT structures involving a novel measurement technique for directly obtaining both quantum and electrostatic capacitances of nanotubes and nanowires.<sup>73</sup> As a result, mobility can now be deduced directly from electrical measurements of the devices, confirming the high carrier mobility values that were previously estimated for these materials.<sup>74</sup> The high frequency operation limit of nanotubes and nanowires still remains to be explored. While a number of techniques have been demonstrated for indirect RF characterization, the parasitic capacitances and resistances associated with these high impedance devices have prevented direct RF characterization.<sup>75,76</sup> Recent advancements in controlling the assembly of 1D materials has been made by various groups demonstrating different strategies for assembling parallel arrays of nanotubes and nanowires on substrates, with an average pitch approaching 50 nm or less.<sup>77, 78, 79, 80</sup> However, better control in the pitch is necessary and requires further innovation in the assembly and fabrication technology. Importantly, devices based on the assembled nanowire parallel arrays have been characterized and deviations of electrical properties have been correlated with deviation in nanotubes properties. Deviations of the order of  $\sim 15\%$  in the ON current<sup>81</sup> are typical. Reducing and controlling the variation of the electrical properties is of particular importance for circuit and system integration of nanomaterials. Refer to the 2007 ITRS [Emerging Research Materials chapter](#).

Heterogeneous composite nanowire structures have been configured in both core-shell and longitudinally segmented configurations using group IV and III-V materials. The longitudinally segmented configurations are epitaxially grown so that the material interfaces are perpendicular to the axis of the nanowire. This allows significant lattice mismatches without significant defects. Vertical InAs transistors have been fabricated in this manner<sup>82, 83</sup> with quite good characteristics. Core-shell gate-all-around configurations<sup>84</sup> in general display excellent gate control and short channel effects. Interconnects for all vertical transistor configurations are more complex than for bulk transistors. Several groups have demonstrated circuit functionality of nanotubes and nanowire devices including a CMOS ring oscillator that was successfully fabricated on one single carbon nanotube, exhibiting  $\sim 13$  MHz operation. The performance of the test circuit was limited by the device capacitance and was far from the THz operation regime<sup>85</sup> that is theoretically predicted.

Two-dimensional graphene films are well known to behave as high mobility zero bandgap semiconductors with carrier mobilities approaching  $10^4$  cm<sup>2</sup>/V sec. When patterned to sufficiently small ribbon widths, the graphene ribbons begin to display a finite band gap resulting from quantum confinement effects<sup>86</sup> leading to a great deal of interest in graphene as a interesting channel replacement material in FET structures. Key material properties and issues are discussed more fully in the [Emerging Research Materials chapter](#).

*Extensions to CMOS: High Mobility Channel Replacement Materials*—Some compound III-V narrow bandgap semiconductors have high electron mobility both in bulk and in thin film forms and offer potential performance advantages to Si-based CMOS devices if process integration and fabrication issues can be resolved. Primary materials being considered are InSb, InGaAs, InAs, InAsSb, and Ge, but many other combinations are of interest. Specific research issues being considered include defect mitigation in III-V epitaxy on silicon; high- $\kappa$  gate dielectrics; scalable enhancement mode device architectures; Fermi-level pinning at dielectric/semiconductor interfaces; low-hole mobility in III-V compound semiconductors; scalable self-aligned structures; and many others. The literature on III-V materials and devices is extensive and while a thorough review is beyond the scope of this section, a good review summarizes the current status of the technology.<sup>87</sup>

*Single-electron Transistors (SETs)*—SETs<sup>88</sup> are three-terminal switching devices that convey electrons from source to drain one at a time by a tunneling mechanism. Potentially, SETs can be applied to general purpose Boolean logic but significant circuit and architecture innovation will be required. In such applications, they can potentially deliver high device density and power efficiency at good speed if the issues of the large threshold voltage variation and charging parasitic capacitances can be solved.

New applications and architectures that exploit the unique functionality of room temperature operating SET circuits have been developed, especially by monolithic integration of SETs with FET circuits to complement the conventional Si CMOS performance. Representative examples include SET/CMOS hybrid multi-value logic circuits,<sup>89</sup> multiband filtering circuits,<sup>90</sup> analog pattern matching circuits (discussed more fully in the next section),<sup>91</sup> associative recognition tasks,<sup>92</sup> and others,<sup>93</sup> in which characteristic Coulomb blockade oscillations of SETs are typically utilized to reduce the number of devices. Note that certain aspects of the circuit performance, especially the room temperature operation,<sup>94, 95</sup> already

## 20 Emerging Research Devices

exceed the theoretical evaluation of the logic gate parameters for 2 nm SETs. These devices have a theoretically estimated maximum operation temperature  $T \sim 20$  K, integration density  $n \sim 10^{11}$  cm<sup>-2</sup>, and speed of the order of 1 GHz.<sup>96</sup> However, large threshold voltage variation continues to impede realization of a large scale SET circuits, making it difficult for SETs to compete directly with CMOS devices used to implement Boolean logic operations. Engineering breakthroughs are needed to eliminate the size and background charge fluctuations among SETs necessary to suppress the threshold voltage variations.

The majority of the SET circuits demonstrated to date employ so called “voltage state logic” where a bit is represented by the voltage of capacitor charged by many electrons. The problem of the low fan-out for this scheme can be overcome by reducing the capacitance and/or by combining with conventional FET circuits. Truly single-electron approaches, representing a bit by a single electron (“bit state logic”)<sup>97</sup> and the use of a single electron as a source of random number generations<sup>98</sup>, have been limited to laboratory demonstrations. The problem of the limited fan-out, which is caused by using only a single electron in the truly single-electron devices, may be solved by innovative circuit designs such as the binary-decision-diagram<sup>99</sup>. [Discussion of the materials’ issues related to SETs is presented in the new Emerging Research Materials chapter.](#)

*Molecular Devices*—The potential of molecular devices for general purpose computing is based on high densities, a large variety of molecular characteristics, uniformity of molecular characteristics, self assembly, and very low power. The functionality of molecular elements in electronic circuits arises either from their ability to store electronic charge and function as Coulomb blockade devices or as variable resistive elements that depend on the configuration state of the molecule. In the past two years, significant research progress has been made in improving the desirable characteristics of the molecules themselves as well as a great deal of progress in theoretical studies of potential architectural configurations that would utilize the molecular elements. However, very significant problems in molecular synthesis, device fabrication, circuit fabrication, reliability, and contacting remain and the gulf between the projected parameters and observed parameters is quite large.

The use of molecules as programmable diodes (i.e., latching switches) is the core technology underlying most of the concepts for future applications. These fall into three categories including filament formation and dissolution,<sup>100, 101</sup> charge trapping or storage,<sup>102, 103</sup> or configurational change.<sup>104</sup> Reproducibility and repeatability of experimental measurements of speed, resistivity, power dissipation, and reliability typically vary by orders of magnitude between approaches and experimental groups. However, experimental repeatability within certain experimental groups has shown significant improvement over the last few years.

There has been a great deal of research effort devoted to developing architectural concepts for hybrid CMOS/nanoelectronic systems. These are based on conventional CMOS devices connected to nanowire arrays with molecular elements functioning as programmable diodes as discussed above<sup>105, 106</sup> and are generically referred to as CMOL systems. Simulations of CMOL systems have been applied to a variety of applications including FPGAs, image recognition,<sup>107</sup> and crossbar memories<sup>108</sup> and predict very attractive performance potential relative to scaled CMOS systems assuming the core technological issues can be resolved. At the present time, there have been no successful demonstrations of hybrid CMOS/nano device circuits.<sup>109</sup>

*Ferromagnetic Devices*—Ferromagnetic logic devices are a class of alternative logic devices that use the local magnetization orientation of a domain of ferromagnetic material to store the computational state. In the nomenclature adopted here, ferromagnetic devices are distinct from spin devices, which are based on the individual dynamics of one or a few charge carriers to store and manipulate computational state or on spin-dependent electron transport between a source and a drain of a transistor structure. Ferromagnetic devices have the potential of being non-volatile and radiation hard, which is derived from the properties of the ferromagnetic materials themselves. While many ferromagnetic metals have Currie temperatures well above room temperature, the Currie temperatures of most ferromagnetic semiconductors are still limited to well below room temperature.

Ferromagnetic logic devices can be fabricated with ferromagnetic, metallic wires patterned to form Boolean logic devices. Their potential was recognized when the propagation of domain wall boundaries separating magnetic nanodomains reached a velocity of several hundred meters per second.<sup>110</sup> This discovery led to geometric realization of NOT gates, AND gates, fanout structures, cross-over structures, and shift registers using the domain wall movement driven by the external magnetic field.<sup>111, 112</sup>

More recently, it was shown that single-domain wall propagation in a magnetic nanowire could be driven at room temperature by current flow through metallic nanowires.<sup>113</sup> That discovery was followed by the current-induced domain-

wall switching in ferromagnetic semiconductor structures<sup>114</sup> and the current-driven magnetization reversal in a semiconductor tunnel junction<sup>115</sup> with operational temperatures well below room temperature. Later, research showed that the current-driven domain wall propagation in room temperature metal could reach as fast as 100 m/s.<sup>116</sup> A concept called “magnetic racetrack memory”<sup>117</sup> was proposed to achieve a new data storage system, based on the current-induced domain wall propagation, with performance comparable to DRAM and cost comparable to high density drive (HDD).

Characteristics of domain wall logic devices depend on the nanoscopic mechanisms of the current-induced domain wall movement; whether by transfer of electron momentum<sup>118</sup>, or of angular momentum. Basic studies probing such details can lead to new device structures, e.g., use of spin polarized currents to move domain walls in the specially shaped metal for the memory and amplifier applications.<sup>119</sup> Proposals to exploit the nonvolatile nature of ferromagnetic elements as latches and registers have been proposed for applications in self-check pointing microprocessors<sup>120</sup> and FPGAs.<sup>121, 122</sup>

*Single Spin Devices*—Single spin devices include concepts and devices that use individual spins to store a logical bit as well as devices that use spin dependent transport phenomena to help modulate the drain current of a FET. The original concept envisioned spins of localized electrons confined in an array of quantum dots as logic bits. The orientation of adjacent spins was coupled through the quantum exchange interaction.<sup>123</sup> Schemes with electrostatic lateral confinement have been demonstrated, but they are too sensitive to variations and lead to bit size larger than a few microns. Layouts implementing AND and OR gates have been proposed.<sup>124</sup> Alternatively, the circuit can be based on the majority logic gates,<sup>125</sup> and applied to spins in quantum dots rather than nanomagnets.<sup>126</sup> Neighbor bits are switched due to exchange interaction between electrons (that is spin-dependent). The strength of this interaction can be tuned by applying voltage and thus changing the overlap of the evanescent tails of electron wave functions in the two adjacent quantum dots. The signal in the spin circuit is passed from one neighbor bit to another and propagates in a manner similar to a spin wave in a ferromagnetic wire. A major problem of this class of logic is the presence of back action of downstream bits on the upstream ones. One of the solutions is clocking operation<sup>127</sup> such that the calculation is interrupted and reset before the reflected spin wave reaches the input bits.

An important advantage of this class of logic is that it need not rely on a potential barrier to separate the two distinct logic states. For a system near thermal equilibrium, the height of this barrier must be more than the energy of thermal fluctuations and results in the von Neumann-Landauer limit of switching energy per bit of  $kT\ln 2$ . Unlike other classes of logic, the relaxation rate of spin states theoretically can be much slower than the switching rate. The spin bits could then be switched many times before they return to thermal equilibrium. It was theoretically suggested<sup>128</sup> that energy for switching a bit could be substantially smaller than the  $kT\ln 2$  limit. A related concept<sup>129</sup> is based on varying (e.g., via spin-orbit interaction) the matrix element corresponding to coupling between the two spin states. This work also claims a theoretical limit of less than  $kT\ln 2$  switching energy. It should be noted, however, that a large external magnetic field may be required to control the state by an external stimulus that will result in high energy consumption.<sup>130</sup>

Spin MOSFET devices are defined as novel metal-oxide-semiconductor FETs consisting of a MOS gate structure and ferromagnetic or half-metallic-ferromagnet (HMF) contacts for the source and drain.<sup>131</sup> In principle spin MOSFETs have large magnetocurrent ratio, high transconductance, high gain (voltage, current and/or power), small power-delay product and small off-current. Spin injection from ferromagnetic metal contacts into semiconductor channels significantly limits performance of such devices. Recently, advanced spin transistors have been fabricated in epitaxially grown, single crystal, GaMnAs structures demonstrating good on/off switching ability and clear current amplification at  $T=2.6$  K.<sup>132</sup>

### **ALTERNATIVE INFORMATION PROCESSING DEVICES**

The previous Logic Devices section considered emerging research devices in the context of the suitability for general purpose logic operations. The context assumed von-Neumann style computing where information is represented in a binary form and algorithmic operations are decomposed into a sequential application of the Boolean logic operators. The Logic Devices section is a continuation of the organizational structure used in the previous editions of the Emerging Research Device chapter.

This section on alternative information processing devices represents a significant departure from previous editions. As mentioned previously, it is motivated by the observation that some of the emerging research devices may have unique physical response characteristics better suited for applications involving recognition, mining and synthesis than general purpose computation. The current industry trend toward heterogeneous multicore systems, as noted in the architecture section, will, in principle, allow inclusion of such devices into a hybrid system architecture combining special purpose processors containing novel devices with more conventional, general purpose processors integrated onto a silicon CMOS platform.

## 22 Emerging Research Devices

The characteristics of present day CMOS devices have been optimized to give a strongly non-linear bi-stable response function that maximizes the  $I_{on}/I_{off}$  ratio and minimizes the sub-threshold slope. These characteristics are very well suited to binary logic operations and in some sense, the CMOS device may be thought of as the natural device for binary Boolean logic. However, the physics of some of the alternative devices being investigated are quite different from the physics of CMOS devices and yield non-linear response characteristics quite different from the strongly bi-stable response of CMOS devices. Examples include response functions with a peaked structure (either in voltage or frequency), response functions with more than two stable states, periodic response functions and sigmoidal response functions with tunable slopes and curvatures. Each of these response functions may be associated with some “natural” application or algorithmic application. Some of those applications will be discussed here.

The other factor relevant to consideration of alternative information processing devices is that some, if not most, future information processing will be done on information where the state variable is something other than electronic charge. This information includes optical images, image sequences, speech, and data sets derived from physical sensors. This data or the signal is usually analog in nature. If the processing of analog signals is to be done in general purpose computers, data conversions must be counted as part of the information processing costs. In some of these cases, it may be more efficient to process the data in its original analog representation rather than convert everything to a digital (i.e., binary, electrical) representation and use a general purpose processor. In other cases, especially those in which total power or total energy is strongly constrained, a hybrid analog/digital system may be optimal.

*Table ERD7b Alternative Information Processing Devices*

	<i>Resonant Tunneling Diodes</i>	<i>Multi-ferroic Tunnel Junctions</i>	<i>Single Electron Transistors</i>	<i>Molecular Devices</i>	<i>Ferro-Magnetic Devices</i>	<i>Frequency Coherent Spin Devices</i>
<i>State Variable</i>	Charge	Dielectric and magnetic domain polarization	Charge	Molecular conformation	Ferromagnetic polarization	Precession frequency
<i>Response Function</i>	Negative differential resistance	Four resistive states	Staircase I/V from Coulomb blockade	Hysteretic	Nonlinear	Nonlinear
<i>Class—Example</i>	Mobile	Multi-ferroic tunnel junction	Voltage tunable transfer function	CMOL, cross bar latch	Amplifiers, buses, switches	Spin torque oscillator
<i>Architecture</i>		Heterogeneous	Morphic	Heterogeneous, morphic	MQCA, morphic	Morphic
<i>Application</i>		Elements in hybrid magneto electric circuits	Analog pattern matching	Associative processing , NP complete,	Elements in hybrid magneto-electric circuits	Microwave power, tunable rectifiers
<i>Comments</i>		Additional functionality	Density, functionality	Density, cost functionality	Radiation hard, environmental rugged	RF functionality
<i>Status</i>		Demo	Demo	Demo	Demo	Simulation
<i>Material Issues</i>			Stray charge			RT DMS

### **ALTERNATIVE INFORMATION PROCESSING DEVICES—DEFINITION AND DISCUSSION OF TABLE ENTRIES**

The entries in the Alternative Information Processing Device table include novel devices that may prove useful for various information processing tasks other than high performance, general purpose computing. Some of the more specialized tasks include associative processing, communication, multivalued logic and ferromagnetic elements for non volatility and radiation hardness and error tolerance. In general, these may require a functional organization other than von Neumann architecture. The task or application and architectural configuration are noted in the table and linked to the entries in the Emerging Research Architecture section.

*Resonant Tunnel Device*<sup>133, 134</sup>—Resonant tunnel devices (RTD) are widely recognized as being inherently high-speed devices and having a load curve characterized by a region of negative differential resistance. There have been many attempts to adapt the RTD structure to conventional Boolean logic gates with very limited success. These efforts usually involved integrating pairs of RTDs with a CMOS gate to achieve bi-stable operation. Several different implementations of such combinations in various circuit configurations were well described in the 2005 edition of the Emerging Research Devices chapter of the ITRS.

Recent research efforts have focused on adapting the inherent characteristics of resonant tunneling diodes (high speed, negative differential resistance (NDR) in novel ways that may be more closely matched to their inherent device characteristics. RTDs combined with an array of self-assembled quantum dots in a CNN connection pattern can be applied very effectively to image processing tasks such as edge detection, image recognition, and noise reduction.<sup>135</sup> The basic logic cell of the proposed structure consists of two RTDs connected in series through a quantum dot. The local interconnections between the nanocells are achieved via tunneling in the quantum dot layer.

If two RTDs are connected in series with opposing polarities, they have two stable operating points and can switch between the two stable points. This results in a monostable-bistable transition logic element (MOBILE) configuration.<sup>136</sup> Recent work<sup>137</sup> has demonstrated the application of MOBILE circuits to ultra high speed A to D converters. MOBILES have also been applied to high speed (80Gb/s) multivalued quantizers and chaos generators useful for Monte Carlo simulations. Utilization of MOBILE type structures may be applied to multi-valued threshold circuits and multi-threshold gates in general.<sup>138</sup>

Adding a control terminal to RTDs extends their usability to a variety of applications. This approach has been used to build resonant tunneling transistors (RTT).<sup>139</sup> RTTs have a negative transconductance that can be used in several logic circuits, e.g., in XOR gate with only one transistor.<sup>140</sup>

A number of recent works explore spin-polarized resonant tunneling, which could be useful for application in spintronic devices.<sup>141, 142, 143</sup> Another potential niche application for RTDs is in photodetectors for detection of single photons with low dark current count rates and high efficiency.<sup>144</sup>

Overall, the resonant tunneling devices may be useful for information processing applications other than Boolean logic that require high speed but need low dynamic range and low peak currents. However, they have serious issues to overcome. One is they must be scalable to lateral dimensions substantially less than 1  $\mu\text{m}$ , below which their total current-voltage characteristic at this time is dominated by undesirable surface leakage current. Second the precise control of the layer thicknesses and properties of the RTDs may require use of commercial molecular beam epitaxy to achieve the required control.

*Multiferroic Tunnel Junctions (MFTJs)*—Ferroelectric materials exhibit a stable and switchable electrical polarization that is manifested in the form of cooperative atomic displacements. Similarly, ferromagnetic materials exhibit a stable and switchable magnetization that arises through the quantum mechanical phenomenon of exchange. There are very few “multiferroic” materials that exhibit both of these properties simultaneously. A subset of multiferroic materials demonstrates a dynamic “magnetoelectric” coupling of magnetic and electrical properties such that a change in the dielectric orientation of the material induces a ferromagnetic change and visa versa. These materials are discussed at length in the [Emerging Materials chapter](#) and offer significant potential for use in future hybrid magneto electric circuits.

One of the first implementations of a device based on the multiferroic properties of a material is a multiferroic tunnel junction.<sup>145</sup> In principle, it is possible to encode information independently in electric polarization and magnetization to obtain four different logic states. Direct electrical readout can be achieved if a multiferroic material is used as the tunnel barrier in a magnetic tunnel junction. Thin films of ferromagnetic-ferroelectric  $\text{La}_{0.1}\text{Bi}_{0.9}\text{MnO}_3$  (LBMO) that retain both ferroic properties down to a thickness of only 2 nm have been demonstrated. The films are then used as spin-filtering tunnel barriers the magnetization and electric polarization of which can be switched independently. In that case, the tunnel current across the structure is controlled by both the magnetic and ferroelectric configuration of the barrier, which gives rise to four distinct resistance states.

A device with four independent internal states could have obvious applications in multi-valued logic circuits, specifically four-state logic circuits. They could also be used as the storage element in dense memory circuits where effectively four bits are stored in one element.<sup>146</sup>

*Single Electron Transistors (SETs)*—SETs suffer from low noise immunity and limited fan-out relative to conventional CMOS devices when used for conventional Boolean logic gates. However, the non-linear current-voltage characteristics

## 24 Emerging Research Devices

of SETs themselves can be utilized effectively as the computing primitive in certain algorithms and applied to associative recognition systems that mimic the human cognitive function. A good example is an image recognition<sup>147</sup> method that has been applied to feature recognition in medical imaging systems.

When a SET is viewed as a three-terminal device controlled by the gate voltage, its corresponding I/V curve is a peaked function with a single maxima and the location of the maxima is determined by the gate voltage, that is, the current peaks at a certain gate voltage. If the peak voltage is regarded as representing an element of a template vector, the output current maximizes itself when the gate voltage coincides with the peak voltage, thus representing how close the input voltage is to the template element. Therefore, if  $N$  SETs are combined in which each peak voltage is adjusted to a respective element in a template vector, the sum of their currents represents the similarity between the template vector and the input vector in  $N$ -dimension feature space. This is the basic building block of an associative processor.<sup>148</sup> High device density and high power efficiency of SETs allow large scale integration of such vector-matching circuitry on a single chip. Since the search for the maximum-likelihood pattern in the associative memory is carried out by a fully parallel search, the inherent low-speed performance of SETs does not matter. A winner-take-all (WTA) circuit identifying the matching circuit yielding the maximum current is easily implemented by a simple regular CMOS circuit. In addition, the problem of low noise immunity of SETs is also resolved because the decision is based on the majority voting principle. In other words, fluctuations in the elemental device does not seriously influence the global decision made by majority voting.

In building such associative processors, the programming of peak voltages is essential and this is not easy with SETs. The problem is resolved by introducing a floating gate between the gate and the single-electron dot.<sup>149</sup> The peak voltage can be controlled by the charge in the floating gate that is controlled by either tunneling or charging/discharging via the switching gate.

Primitive associative processing (color identification from the combinations of red, green, blue (RGB) intensities) was experimentally demonstrated<sup>150</sup> using floating-gate SETs operating at room temperature. Much higher cognitive functions including hand-written characters recognition and medical radiograph analysis were demonstrated using CMOS analog circuits producing the bump characteristics.

*Molecular Devices*—Molecular devices are characterized by individual or groups of molecules whose state (physical conformation or chemical state) may be changed by appropriate stimulation. Often these transitions are mediated by a bi-stable potential, with one of the states being thermodynamically stable and the other kinetically stable with a barrier between these states. The significant potential of molecular devices arises from significant densities that can be attained; the ability to synthesize molecules with different characteristics; the ability to self assemble (for example, bilayer of surfactant molecules acting as a membrane into which ion channels can be integrated similar to biological cells); very low power; the ability to reversibly mediate reaction pathways via the environment (example pH); and the ability to change state via electrical, optical, or chemical means. Compared to chemical stimulation, photo-chemical and electrochemical stimulation can be switched on and off easily and more rapidly.

Conventional logic functions have been conceived with molecules and polymers (macromolecule), but other applications are considered in this section.<sup>151, 152</sup> Molecular schemes for combinatorial logic have been identified and neural type systems have been envisaged.<sup>153</sup> In addition to switching, molecular Brownian motion and attachment have been used for computing. A DNA computer using DNA molecules utilizing self-assembly to perform computational steps in test-tubes can solve the “Traveling Salesman” problem significantly faster than a powerful computer.

Solution-based approaches have been conceived and fabricated that are capable of playing a game of Tic-Tac-Toe against a human opponent.<sup>154</sup> In general, solution-based computing works because chemicals that react in ways that simulate logic functions and the output may be sensed spectroscopically. In this scenario, a molecular automaton, called MAYA, encodes all possible states of the tic-tac-toe game board as a particular deoxyribizome that react in a set of wells to simulate moves. The automaton is a Boolean network of deoxyribozymes that incorporates 23 molecular-scale logic gates and one constitutively active deoxyribozyme arrayed in nine wells corresponding to the game board. Significant research efforts are being devoted to implementing such approaches with nano fluidics in order to increase the speed and decrease the quantity of reagents needed.

Molecular Cascades<sup>155</sup> seek to bridge the gap between physical chemistry and computer architectures. Temporal logic is used to characterize molecular interactions and specify the behavior of logic gates. Model-checking techniques are used for the exploration of structures behaviorally equivalent to the logic gates. A complete library of combinatorial logic gates has been designed using a particular molecular system.

Another unique role of electrical molecular devices is in CMOL systems that integrate the best features of CMOS with those of molecular devices with 2-terminal molecular devices self-assembled on a nanowire crossbar framework. This has potential for FPGA applications as well as neuromorphic networks for advanced information processing such as pattern recognition.

The key challenges for molecular devices include the ability to electrically stimulate and measure response or the state. Electrical signal communication between molecules is challenging. In some systems, protons have been used to communicate signals. Optical signal communication is also being investigated. Tunneling transport between molecular wires and devices is actively being researched and may be a viable option. Currently, spectroscopic analysis appears to be one of the ways of identifying molecular state.

*Ferromagnetic Devices*—One of the motivations for using the magnetic polarization of a ferromagnetic nanodomain as a state variable is that the individual spins of the charge carriers act in concert with each other and have a single degree of freedom,<sup>156</sup> thereby reducing its noise sensitivity and possibly reducing the switching energy. It is of interest to consider technologies that rely of the collective ferromagnetic behavior of groups of charge carriers that are manipulated en mass. However, there may be a scaling penalty related to such a collective ferromagnetic system. In contrast, the next section will deal with alternative devices that rely on manipulating one or a few charge carriers and in particular, the magnetic precession induced by spin torque transfer.

Any future information processing technology that uses magnetic polarization of a ferromagnetic nanodomain as an alternative state variable will need to inject, transport, manipulate, store, amplify, and interface these ferromagnetic states. A rather broad set of ferromagnetic processing devices is beginning to emerge. The functionality of these devices varies greatly but falls into the three broad categories of amplification, switching, and communication; some of these will be discussed in this section.

Magnetic amplifiers were developed in the 1940s and were considered to provide highly dependable operation in extreme conditions. The amplification depended on the non-linear characteristics of the saturable magnetic material<sup>157</sup> used in the devices and AC power gain was accomplished by extracting power from DC bias fields. More recently, arrays of magnetic quantum dots have been shown capable to extract power from an applied clocking field in a similar fashion to achieve power gain.<sup>158</sup>

Magnetic amplifiers designed to amplify or restore a magnetic signal have been proposed in Mn:GaAs<sup>159</sup> and Mn:Ge.<sup>160</sup> Both concepts operate by triggering a spontaneous ferromagnetic transition in a bipolar-like heterostructure by modulating the charge density in a dilute magnetic semiconductor (DMS) channel. The goal is to develop an element for future magnetic circuits that could restore magnetic state to overcome losses inherent in any physical system. Fabrication efforts are underway to experimentally demonstrate the operation of this device.<sup>161</sup>

Spin communication structures that rely on propagation of coherent spin waves without electron current flow have been designed, simulated, fabricated, and measured.<sup>162</sup> Signals are excited and propagated in a Fe ferromagnetic film and the propagation length is measured as a function of frequency and applied field. Ferromagnetic spin waves with a frequency of a few GHz were clearly detected.

Magnetic switches based on asymmetric nanorings have been designed and tested.<sup>163</sup> These are based on competition between the exchange energy and the magnetostatic energy in nanomagnets. The relative probability of exciting different magnetic modes and hence the interaction energy in symmetric nanorings is dictated by the ring geometry and cannot be altered after fabrication. Asymmetric nanorings, however, allow tuning the asymmetry electrically, acting as a gate to modulate the interaction.

Self check-pointing architectures<sup>164</sup> have been proposed that use hybrid Hall Effect devices that combine ferromagnetic elements with semiconductor structures to provide high-performance nonvolatile storage that can be tightly integrated with logic. The proposed microprocessor uses the magnetoelectronic devices to “snapshot” the state of the currently executing program at regular intervals, providing protection against power failures and enabling rapid context switching. Novel ferromagnetic devices similar to those mentioned in this section represent important steps towards a viable magnetic technology based on collective magnetic effects in ferromagnetic materials.

*Frequency Coherent Spin Devices*—Since 1996 when the current-driven excitation of magnetic multilayers was predicted,<sup>165</sup> several fundamental properties have been discovered in layered magnetic structures, generating a wealth of exciting physics. In this regard, the most remarkable phenomena are the antiferromagnetic exchange coupling between magnetic layers separated by a nonmagnetic metal layer, the related giant magnetoresistance; the oscillatory behavior of

## 26 Emerging Research Devices

the exchange coupling; and the electron tunneling through ferromagnetic metal layers separated by an insulating film.<sup>166</sup> Several research groups have been working on understanding and utilizing the detailed nonlinear interactions involved in these phenomena to create new classes of nanoresonators and nanooscillators. These include spin valves, magnetic tunnel junctions (MTJs), spin torque oscillators, and tunable magnetic rectifiers.

The fundamental discovery was that a spin-polarized electrical current can apply a large torque to a ferromagnet through direct transfer of spin angular momentum without needing external magnetic fields. Although there is no mechanical motion, a simple magnetic-multilayer structure acts like a nanoscale motor—it converts energy from a DC electrical current into high-frequency magnetic rotations that might be applied in new devices including microwave sources and resonators. The first direct observation of the microwave radiation<sup>167</sup> suggested the presence of both coherent and incoherent microwave sources in the magnetic structures that were subsequently explained by theory and modeling.<sup>168</sup> Recent work experimentally demonstrated spontaneous phase locking of individual resonators that have the potential to generate useful amounts of microwave power (on the order of 1  $\mu$ W) directly from a single simple nanoscale device.<sup>169</sup> Shaping the nanostructure in order to excite specific magnetic modes can lead to devices optimized to utilize specific current pulse structures or microwave characteristics.<sup>170</sup>

In addition to spin torque-driven oscillators, a great deal of research is devoted to MTJs<sup>171</sup> for use as switch elements in spin torque memories. These rely on the giant magnetoresistive effect for their functionality and use spin torque coupling to manipulate the polarization of the free layer. Magneto resistance changes up to 500% have been observed, but relatively large drive currents remain a problem for full-scale integration of these devices into magnetic memories.<sup>172</sup> However, other spin torque devices that have been proposed and fabricated include tunable RF rectifiers that select one single frequency component. Spin torque coupling in engineered magnetic layer nanostructures excite specific magnetic modes and the spontaneous, coherent, and nonlinear coupling of those modes. These new classes of nanodevices may be anticipated given the richness and complexity of the spin torque coupling in magnetic layer structures.

## EMERGING RESEARCH ARCHITECTURES

### INTRODUCTION

Information processor architecture will be subject to change as the level of integration is increased and as reduced feature sizes allow great increases in device performance. The possible introduction of non-conventional active devices further complicates architectural design, for example, by requiring that much more attention be given to designs that provide error correction due to a higher percentage of devices that may not be functional. The mission of the Emerging Research Architectures working-group is to explore device and architectural trends to give visibility to architectural options and attempt to establish criteria for weighing alternative approaches.

In this section, the term “*architecture*” refers to a functional arrangement on a single chip of interconnected devices that includes embedded computational components. Of particular interest are architectures utilizing, for special purposes, novel devices other than CMOS to perform unique functions. Implicit in this formulation is the assumption that these devices can be integrated with CMOS structures that will continue to perform many of the generic computational and I/O functions required of the implementation.

### TRENDS IN CMOS MANY-CORE ARCHITECTURES

Many of the expected trends in CMOS applications, and hence in CMOS architectures are discussed in the [System Drivers chapter](#) of the 2007 ITRS. That discussion is not repeated here; however, it must be said that CMOS provides a fertile ground for new applications that is far from exhausted. For example, the emergence of many-core (symmetric and asymmetric) architectures is an established industry trend. High-end microprocessor architecture is moving to a multi-core format. Dual-core products are currently available commercially and quad-core chips are entering the marketplace. Indeed, an eighty-core experimental chip has been recently announced.<sup>173</sup> Several other companies are now producing multi-core like devices that some are calling “next generation FPGAs.” Specifically, they are implementing field programmable object arrays technology, consisting of arrays of “objects” that are simple processors and other support objects such as memory.<sup>174</sup> Likewise, many ASIC/embedded SoC systems are taking on a multi-core like configuration. These many-core architectures utilize the complexity obtained from scaled CMOS while obtaining more equitable use of on-chip devices and at the same time mitigating heat management and reliability problems. It is estimated that there is headroom for perhaps an order-of-magnitude improvement, relative to single-core processors, in these performance metrics as more elementary processors are added.<sup>175</sup> The difficult problem is to utilize this many-core capability to gain

algorithmic advantage across the general class of computational problems. Finally, CMOS technology offers many stand-alone opportunities for innovation as well including memory systems, power supplies for low-power applications, imaging, identification tags, and many more.

Many-core architectures require an interconnect system that can be either fixed or flexible depending on the intended applications. Flexible connectivity is obtained via implementation of a switching fabric. The performance of the interconnect system drives architectural choices; for example, the globally asynchronous, locally synchronous (GALS) architecture accommodates interconnect delays for clock and data signals by sustaining synchronous operation only in local processors. More generally, various kinds of switching systems and associated controllers have been proposed for the switching fabric and there appear also to be opportunities for emerging research devices in the implementation of the switching fabric.

## HETEROGENEOUS MULTI-CORE ARCHITECTURES

How does one characterize and use the computational structures made possible by new kinds of emerging devices? It does not appear likely that the current set of emerging research logic devices will provide enhanced general-purpose computation capabilities.<sup>176, 177</sup> One scenario is that some elements of computation that could be done by traditional CMOS could be undertaken by emerging research devices because their implementation is more cost-effective and/or offers higher performance. In many cases, emerging research devices will need to be augmented by traditional CMOS, to allow, among other things, an interface to traditional computation and I/O.

An example of such a hybrid technology is CMOL,<sup>178</sup> where nanogrids of (ideally) single molecules are fabricated on top of traditional CMOS. The grids are rotated so that there is a natural self-alignment and more or less complete coverage of CMOS contacts to nanogrid contacts. CMOS provides external communication as well as current drive and signal restoration. The molecular grids provide ultra-dense programmable interconnect capability that could enhance the basic CMOS circuits.

The molecular cross-bar architecture is another approach to developing a hybrid chip with CMOS/molecular electronics. Although still in their infancy, molecular switches and nanowire interconnect technology can, at least in theory, provide up to  $10\times$  improvement in area density and an estimated  $10^{11}$  bits/cm<sup>2</sup> using conventional programmable logic array (PLA) architectures.<sup>179</sup>

The basic computation topology for the cross-bar architecture is a parameterized arrangement of memory tiles, each consisting of a high-resolution nanowire crossbar array with CMOS row/column multiplexers/de-multiplexers and CMOS combinatorial logic enabling tolerance to defects and faults. To achieve robust PLA architectures in the presence of device defects, a variety of techniques including protective codes with simple matrix implementation on crossbars, defect tolerant decoders, and reconfigurable switches are used.

Despite progress in molecular electronics, a worrisome prospect of the proposed architectures is the high line and junction resistances of nanowires, yielding large RC time constants with maximum estimated operating frequencies of around 1GHz. While nanocrossbar densities may provide some advantages, the speed limitations cannot be overlooked and will require improvement to be competitive with scaled CMOS technologies. In other words, parallelism rather than speed is how performance improvement will likely be achieved with molecular scale computing. Consequently there needs to be a focus on architectures that support significant parallelism and applications that are fundamentally parallel.

Although there are a number of architecture issues that need to be resolved, both high and low end are converging on general multi-processor like structures consisting of independent processors, generally with some local memory, and sophisticated on-chip interconnect. High-end chips use homogeneous cores, but at the lower end, the various modules tend to be heterogeneous with specialized devices added for application-specific computation. It is likely that the high-end chips will also eventually include application or function-specific heterogeneous cores.

The move to heterogeneous, multi-core architectures provides a convenient platform to incrementally incorporate specialized heterogeneous cores based on new technologies, for example, emerging research devices. These cores would execute specialized functions, but at a significantly better cost-performance than special-function CMOS-only cores.

Viewed in this way, the analysis and projection of emerging research device usage is more straightforward and allows the necessary architecture research to proceed concurrently. The ITRS ERD ITWG proposes that within this framework, emerging research devices should be evaluated according to the following set of criteria:

## 28 Emerging Research Devices

- *Utility*—Does the emerging research device-based processor implement a useful function?
- *Cost/Performance*—What are the cost and performance advantages of the proposed function for an emerging research device implementation? Costs include per device manufacturing costs, on-going power requirements, and performance (including speed) and capacity.
- *“Core-ness”*—Is it configurable as a specialized core in a multi-core NoC (Network on Chip) platform?
- *Access*—Can the emerging research device configuration interface easily with existing CMOS for I/O?

Another important advantage to this approach is that it cleanly merges with another important initiative in computer architecture research, Research Accelerator for Multiple Processors (RAMP). RAMP is a multi-university effort to create a standardized FPGA-based environment for multi-processor computer architecture research.<sup>180</sup>

Although there still are a number of complex architectural problems, the biggest problem is the usage model. Some applications map cleanly to parallel machines and can take advantage of automatic or semi-automatic partitioning and mapping software, but there is no automatic way to take general programs and transparently create high-quality parallel versions. Taking advantage of parallelism to move to greater levels of performance will not be as easy as it was to take advantage of increasing clock rates and deeper pipelines, which were mostly transparent to the programmer.<sup>181</sup> The functionality of the heterogeneous architectures could be enhanced by the use of some of the emerging research logic devices (see the [ERD Logic section](#)). For example, “check-point architectures” could be implemented with ferromagnetic logic devices. Ferromagnetic devices are non-volatile, and therefore their computational state would not be lost by a sudden power failure.

### MORPHIC COMPUTATIONAL ARCHITECTURES

The word *morphic* literally means “having a specified form or shape.” It is usually used as a suffix, for example, neuromorphic referring to neuron-like structures in the brain. In the context of this discussion, we use *morphic* to refer to architectures adapted to effectively address a particular problem set, often gaining their inspiration from biological or scientific computational paradigms. It appears that this class of structures is a particularly fertile area for the application of novel devices and even for the extended application of CMOS technologies. This section does not address either sensor or transducer technologies since both are ancillary to the central information processing focus of ITRS. The ERD ITWG acknowledges the central importance of these technologies but recognizes that a proper treatment is not within the scope of this chapter.

As a general rule, morphic architectures have the capability to 1) convert data from a physical domain to electrical signals; 2) filter the signals to remove noise components; 3) extract features from the filtered signals; 4) characterize the data based on the extracted features, and 5) store/communicate or act on the characterization of the data. At each of these levels, there are opportunities for utilization of components that are not strictly derived from CMOS technology, but that may benefit from the manufacturing prowess of this technology, e.g., sensors.

The use of primitives in computation that arise from the physics of the computing devices can lead to very efficient signal processing.<sup>182</sup> The *basis functions* in analog computing, derived from the physical relationships that result from combining passive and active semiconductor elements, can be optimally matched to the required information processing problem. Examples include filtering, Fourier transform, feature extraction, compression, addition, subtraction, and others. Computation of this form is most efficient for low-resolution analog computing and when the cost of analog processing can be balanced with the costs of A/D conversion, communication, digital post-processing, and power dissipation. This cost balance between analog and digital computing results in a bio-inspired hybrid computer, in that the effects of noise accumulation inherent to analog systems is compensated by periodically restoring the analog values using digital elements of computation.<sup>183</sup> Alternatively, there are indications<sup>184</sup> that if data is encoded in the time-separation of pulses rather than by analog signal levels, more robust immunity to noise can be achieved.

*Biologically Inspired Hybrid Computation*—Biologically inspired hybrid computation appears to be well suited for tasks requiring processing of visual and auditory information. With more than 130 billion neurons and 1–10 quadrillion synapses, the brain is a densely interconnected information processor with global systems structure and localized computational principles.<sup>185</sup> The brain also exhibits three key features: (a) adaptive modification of the processing architecture, (b) spatio-temporal pattern memory and (c) memory prediction. Plasticity or adaptability in the brain is key to embedding learned information via experience by altering structural changes in connectivity. The cortical neurons employ spatio-temporal patterns for neural processing, which do not rely only on intricate neuronal logic gate structures.

Neural processing also utilizes sparseness of connectivity, selectivity of connectivity, and a hierarchy of network connectivity. It has been suggested that local computation employs a probabilistic Bayesian approach.<sup>186</sup>

One hypothesis is that intelligent systems consist primarily of locally connected, hierarchical, Bayesian modules, which is an example of a general property of locally structured (sparse) systems. The layered hierarchy allows them to efficiently capture higher-order, highly structured probabilities and to perform efficient inference over those probabilities. Furthermore this is general purpose functionality in the sense that it can be applied to a wide array of sensing, control and intelligent computing problems.<sup>187</sup>

Brain connectivity comes to embed the prior probability structure of the world that a particular system is processing. For example, if it is the visual cortex, then the regularities of spatial autocorrelation, co-linearity, and co-circularity will be embedded in the connectivity of the cortex. The system then uses this information about prior probability, together with current signals, to compute the statistically optimal posterior probability either of the stimulus that caused the signals, or the motor movement that is going to be made. In this way, the system uses its memory of the way the world is to predict what to represent or to do. This is what is meant by memory prediction. For example, recent results in motor neuroscience and visual psychophysics suggest quite strongly that the behavior of the system cannot be accounted for without reference to this sort of memory-based prediction. In other research in brain-like computing, opportunities for nanodevices in associative memory processors (AMP) have been explored.<sup>188</sup> AMP architectures can be implemented with floating gate field effect transistors (FG-FET) or single-electron transistors. In other bio-inspired implementations, multi-input and multi-output devices could be useful, such as multi-ferroic tunnel junctions (MFTJ) and spin gain transistors (see ERD Logic section).

*Cellular Nonlinear Networks (CNNs)*—Cellular nonlinear networks are a class of computational structures that, for some applications such as signal processing, may offer performance and power consumption advantages relative to digital information processing systems.<sup>189</sup> A CNN is typically organized as a connected array of elementary processing elements with problem-dependent layout geometry and connection networks. The processors in a CNN may operate in combined signal domains and are usually characterized by a few continuously adjustable parameters. CNNs may implement an iterative computational mode and they may have sensor arrays co-located with the processors as in image processing/recognition applications. A specific example of CNNs are the cellular sensory wave computational architectures that use a blend of analog and digital technologies to realize local programmable processors that are co-located with sensors in a sensor array. These systems may offer superior power/performance characteristics relative to high performance central computer implementations.<sup>190</sup> Typically CNNs provide front-end extraction of features for use in back-end knowledge processing.

## POSSIBLE ARCHITECTURAL OPPORTUNITIES FOR EMERGING RESEARCH DEVICES

In this chapter, several devices have been identified that have been proposed by the research community for use in information processing. How might these devices be most profitably employed in information processing applications on a CMOS platform? This is a difficult question since the operational characteristics of these devices have not yet solidified to the point where detailed assessments can be made. In Table ERD8, an assessment is offered on possible application arenas for these novel devices in the context of special functions where they might offer a performance advantage relative to the CMOS technology where they would be embedded.

Table ERD8 Emerging Research Architectures

Architecture	Implementation	Computational Elements	Network	Application	Research Activity [D]
Homogeneous Many-Core	Symmetric cores	CMOS	Irregular/Fixed	Synthesis/GPP [A]	158
Heterogeneous	Asymmetric cores	CMOS	Irregular/Fixed	Synthesis/GPP	
	CMOL	CMOS+molecular switches	Irregular/Fixed	Synthesis/GPP	12
	Molecular cross-bar	Molecular switches	Regular/Flexible	Synthesis/GPP	23
	Check-point	CMOS+ferromagnetic logic	Irregular/Fixed	Synthesis/GPP	3
Morphic	CNN	CMOS+sensors	Regular/Flexible	Recognition/Vision [B]	84
	AMP	FG-FET, SET	Irregular/Fixed	Recognition/Vision	11
	Bio-inspired	MFTD, Spin-gain transistor	Mixed	Recognition Mining [C] Synthesis	35[E]

CMOL—Molecule on CMOS Architecture    CNN—Cellular Nonlinear Network    AMP—Associative Memory Processor  
 FG-FET—Floating Gate Field Effect Transistor    GPP—general purpose processor    SET—Single Electron Transistor  
 MFTD—Multiferroic Tunnel Diode

Notes for Table ERD8:

[A] Synthesis—The ability to explore new scenarios by constructing new instances of a model.

[B] Recognition—Machine learning techniques that examine data and construct models for the data.

[C] Mining—The capability to find a model in a large volume of data.

[D] The number of refereed articles in technical journals that appeared in the Science Citation Index Database from July 1, 2005–July 1, 2007.

[E] Not including CNN and AMP.

Table ERD8 indicates the possible application opportunities for CMOS integration of various emerging research devices. It is useful to speculate on the relative performance attributes of the three classes of architectures considered—homogeneous multi-core, heterogeneous multi-core, and morphic. It appears that algorithmic gains for homogeneous digital multi-core systems must await the development of a general-purpose programming environment and that technology gains will be limited by memory management and access issues. The most optimistic projections for performance gains are linear in the number of processors.

Heterogeneous digital architectures offer the capability to include specialized processors and on-chip memory, for example, digital signal processing, linear algebra processor, I/O processors, accelerators, etc., in combination with a general purpose processor (GPP). It is difficult to offer potential performance enhancements for heterogeneous multi-core systems. It is conceivable that orders of magnitude performance gains can be obtained for applications that directly align with embedded special purpose processors.

Morphic architectures embrace a broad class of mixed-signal systems that are focused on a particular application and that draw inspiration for their structure from the application. In some cases, processing is carried out in the analog domain, offering orders of magnitude improvement in performance and power dissipation, albeit with reduced accuracy. As an example, biologically inspired inference networks for cognition may yield to a partial analog implementation and provide substantial gains in performance relative to their digital counterparts.

## EMERGING MEMORY AND LOGIC DEVICES—A CRITICAL ASSESSMENT

### INTRODUCTION

While the role of nanoscale devices in meeting future computing and communications applications is not clear at this point, undoubtedly there will be many applications that could benefit from the terascale level of integration that such devices might offer. As discussed in the previous sections, these devices will encompass a broad range of fabrication methodologies and functional modalities. As suggested in the Logic and Architectures sections of this chapter, these

emerging research devices will likely be first integrated with CMOS to supplement the maturing CMOS platform technology extending it to new applications. For example, the terminal characteristics of a new device, governed by its physics, might naturally provide the function of an accelerator block, thereby replacing a complex digital block to realize substantial gains in power dissipation, performance or density.

Conversely, there are significant limitations that arise with nanoscale devices that will impact their usefulness. In particular, their near-term applications will require nanoscale devices to be functionally and technologically compatible with silicon CMOS. In the longer term, electronic charge-based nanoscale devices may be supplemented with one or more new information processing technologies using a new logic “computational state variable” or means of representing a unit of information (a bit). Possibly, in the longer term, a new information processing technology will become the dominant technology, eventually replacing CMOS as the platform.

The purpose of this section is to introduce a set of overall technology requirements and evaluation or relevance criteria and second, based on these criteria, to offer an assessment of the potential of each emerging research technology entry considered in this chapter to perform one of two complementary functions—1) eventually replace CMOS with a highly scalable, high performance, low power binary Boolean logic switch, and 2) provide a memory or storage technology capable of scaling either volatile and/or nonvolatile memory technology beyond 22 nm. This critical review only assesses the long term potential of each emerging research device (memory and logic) technology to replace the ultimately scaled CMOS logic or a memory device technology in the semiconductor industry’s on-going pursuit of increased functional density and performance. *This review does NOT judge the potential of any proposed emerging research device technology to supplement or complement CMOS in this or any other fashion.*

Assessing the long-range potential of emerging new device and information processing technologies at best is quite difficult, yet providing such an objective and balanced judgment is important. Effective allocation of limited resources requires the semiconductor industry and the research community to consider the long-term potential and advantages offered by a new device technology compared to the projected performance of fully scaled CMOS or of related memory technologies. The intent is to provide such a technically grounded, objective benchmarking for current emerging research device technologies.

Additionally, electronic charge-based approaches will be discussed in this section separately from those approaches proposing use of a new means for “computational state variable” and data representation. This separate discussion addresses an important question related to new charge-based information processing approaches concerning the fundamental limits of an elemental switch (size, energy, speed, etc.).

## TECHNOLOGIES BEYOND CMOS

### OVERALL TECHNOLOGY REQUIREMENTS AND RELEVANCE CRITERIA

*[A] Scalability*—First and foremost the major incentive for developing and investing in a new information processing technology is to exploit a new domain for scaling information processing functional density and throughput per Joule substantially beyond that attainable by ultimately-scaled CMOS. Silicon-based CMOS has provided several decades of scaling of MOSFET densities. The goal of a new information processing technology is to replicate this success by providing additional decades of functional and information throughput rate scaling using a new technology. In other words, it should be possible to articulate a Moore’s law for the proposed technology over additional decades.

*[B] Performance*—Future performance metrics will be very similar to current performance metrics. They are cost, size, and speed. A future information processing technology must continue to provide (at least) incremental improvements in these parameters beyond those attainable by ultimately scaled CMOS technology. In addition, nanodevices that implement both logic and memory in the same device would revolutionize circuit and nanoarchitecture implementations.

*[C] Energy Efficiency*—Energy efficiency appears likely to be the limiting factor of any beyond CMOS device using electronic charge or electric current as a state variable. It also appears likely that it will be a dominant criterion in determining the ultimate applicability of alternate state variable devices. Clock speed versus density trade-offs for electron transport devices will dictate that for future technology generations, clock speed will need to be decreased for very high densities or conversely, density will need to be decreased for very high clock speeds. Nanoscale electron transport devices will best suit implementations that rely on the efficient use of parallel processing to minimize energy dissipation more than on fast switching.

*[D1] OFF/ON or “1/0” Ratio (Memory Devices)*—The OFF/ON ratio of a memory device is the ratio of the access resistance of a memory storage element in the OFF state to its access resistance in the ON state. For non-volatile memories, the OFF/ON ratio represents the ratio between leakage current of an unselected memory cell to the read current

## 32 Emerging Research Devices

of a selected cell. This definition will apply to new memory technologies so long as they have a selection device. In cross-point memories, a very large OFF/ON ratio is required to minimize power dissipation and maintain adequate read signal margin

[D2] *Gain (Logic Devices)*—The gain of nanodevices is an important limitation for current combinatorial logic where gate fan-outs require significant drive current and low voltages make gates more noise sensitive. New logic and low-fan-out memory circuit approaches will be needed to use most of these devices for computing applications. Signal regeneration for large circuits may need to be accomplished by integration with CMOS. In the near-term integratability of nanodevices with silicon CMOS is a key requirement due to the need for signal restoration for many logic implementations and to be compatible with the established technology and market base. This integration will be necessary at all levels from design tools and circuits to process technology.

[E] *Operational Reliability*—Operational reliability is the ability of the memory and logic devices to operate reliably within their operational error tolerance given in their performance specifications. The error rate of all nanoscale devices and circuits is a major concern. These errors arise from the difficulty providing highly precise dimensional control needed to fabricate the devices and also from interference from the local environment, such as spurious background charges in SETs. Large-scale error detection and correction schemes will need to be a central theme of any architecture and implementations that use nanoscale devices.

[F] *Operational Temperature*—Nanodevices must be able to operate close to a room temperature environment for most practical applications with sufficient tolerance for higher temperature (e.g., 100°C) operation internal to the device structure.

[G] *CMOS Technological Compatibility*—The semiconductor industry has been based for the last 40 years on incremental scaling of device dimensions to achieve performance gains. The principle economic benefit of such an approach is it allows the industry to fully apply previous technology investments to future products. Any alternative technology as a goal should utilize the tremendous investment in infrastructure to the highest degree possible.

[H] *CMOS Architectural Compatibility*—This criterion is motivated by the same set of concerns that motivate the CMOS technological compatibility, namely the ability to utilize the existing CMOS infrastructure. Architectural compatibility is defined in terms of the logic system and the data representation used by the alternative technology. CMOS utilizes Boolean logic and a binary data representation and ideally, the alternative technology would need to do so as well.

### **ELECTRONIC CHARGE-BASED NANOSCALE DEVICES**

An important issue regarding emerging electronic charge-based nanoelectronic switch elements is related to the fundamental limits to the scaling of these new devices, and how they compare with CMOS technology at its projected end of scaling. The 2007 ITRS projects the scaling of CMOS to 11 nm by 2022. This generation represents a physical gate length for a MPU/ASIC device of ~5 nm with an average power dissipation of approximately 100 W/cm<sup>2</sup>. A recent analysis<sup>191</sup> concludes that the fundamental limit of scaling an electronic charge-based switch is only a factor of 3× smaller than the physical gate length of a CMOS MOSFET in 2022. Furthermore the density of these switches is limited by maximum allowable power dissipation of approximately 100 W/cm<sup>2</sup>, and not by their size. The conclusion of this work is that MOSFET technology scaled to its practical limit in terms of size and power density will closely reach the theoretical limits of scaling for charge-based devices. Consequently, application of emerging electronic charge-based logic technologies, such as 1D structures (nanowires and nanotubes) may be best suited for use as a replacement of the silicon channel in an otherwise silicon-based MOSFET technology infrastructure. In other words, use of novel device structures for electronic charge-based switches to develop a completely new information processing technology, including binary switches, memory elements, interconnects (local and global) may not be justified to obtain a relatively modest maximum of 3× scaling in size or speed. This conclusion is particularly true since the device density is limited by power dissipation and not by the size of the binary switch. The corollary of this observation is that the search for alternative logic devices should embrace the concept of using computational state variables other than electronic charge.

### **ALTERNATE COMPUTATIONAL-STATE-VARIABLE NANOSCALE DEVICES**

In this context, the term “*computational state variable*” refers to the notion of the finite state machine introduced by Turing in 1930s. The idea is that there are numerous ways to represent, manipulate, and store computational information or logic state. The earliest example of a finite state storage device was the abacus, which represents numerical data by the position of beads on a string. In this example, the computational state variable is simply a physical position, and the operator accomplishes readout by looking at the abacus. The operator's fingers physically move the beads to perform the

data manipulations. Early core memories used the orientation of magnetic dipoles to store state. Similarly, paper tapes and punch cards used the presence or absence of holes to store the state of the computational variable. Several possible new computational state variables include: magnetic dipole (e.g., electron or nuclear spin state), molecular state, phase state, strongly correlated electron state, quantum qubit, photon polarization, etc. The question is: can a new computational state variable together with its physical representation be realized that will scale information processing technology additional decades in terms of functional density, speed and power similar to that provided by CMOS over the past 40 years? This is the question addressed in this Critical Assessment.

## POTENTIAL PERFORMANCE ASSESSMENT FOR MEMORY AND LOGIC DEVICES

The long-term potential performance is critically reviewed for each new memory and logic research device technology discussed in this chapter eventually to replace an ultimately-scaled CMOS logic or memory device technology to sustain functional scaling. This analysis does not pertain to proposed emerging research device technologies addressed in the section entitled Alternative Information Processing Devices.

### METHODOLOGY

Nanoscale devices in the “Beyond CMOS-scaling” domain span multiple applications, computational state variables, and technologies. A set of relevance or evaluation criteria, defined above in the section entitled “Overall Technology Requirements and Relevance Criteria,” are used to parameterize the extent to which a given “Beyond CMOS” technology is applicable to information processing applications.

Each beyond-CMOS-scaling emerging research nanoscale memory and logic device technology is evaluated against each Relevance Criterion according to a single factor. For logic, this factor relates to the *projected potential performance* of a nanoscale device technology, assuming its successful development to maturity, for each Relevance Criterion, *compared to that for silicon CMOS scaled to the end of the Roadmap at 11 nm*. For memory, this factor relates the *projected potential performance* of each nanoscale memory device technology, assuming its successful development to maturity, for each Relevance Criterion, *compared to the existing memory technology the new memory technology would displace*. Performance potential is assigned a value from 1–3, with “3” substantially exceeding CMOS at 11 nm, and “1” substantially inferior to CMOS or, again, a comparable existing memory technology. The Relevance Criteria are defined in the section above entitled “Overall Technology Requirements and Relevance Criteria”. This evaluation is determined by a poll of the ERD Working Group members composed of individuals representing a broad range of technical backgrounds and expertise.

### *Logic—Individual Potential for Emerging Research Logic Devices Related to each Technology Relevance Criterion*

3	Substantially exceeds ultimately scaled CMOS * <i>or</i> is compatible with CMOS architecture ** <i>or</i> is monolithically integrable with CMOS wafer technology *** <i>or</i> is compatible with CMOS operating temperature (i.e., <i>Substantially Better than Silicon CMOS Logic</i> )
2	Comparable to ultimately scaled CMOS * <i>or</i> can be integrated with CMOS architecture with some difficulty ** <i>or</i> is functionally integrable (easily) with CMOS wafer technology *** <i>or</i> requires a modest cooling technology, $T \geq 77K$ (i.e., <i>Comparable to Silicon CMOS Logic</i> )
1	Substantially (2×) inferior to ultimately scaled CMOS * <i>or</i> can not be integrated with CMOS architecture ** <i>or</i> is not integrable with CMOS wafer technology *** <i>or</i> requires very aggressive cooling technology, $T < 77K$ (i.e., <i>Substantially Worse than Silicon CMOS Logic</i> )

*Memory—Individual Potential for Emerging Research Memory Devices  
Related to each Technology Relevance Criterion*

3	Substantially exceeds the appropriate Baseline Memory Technology * <i>or is compatible with CMOS wafer technology</i> ** <i>or is monolithically integrable with CMOS wafer technology</i> *** <i>or is compatible with CMOS operating temperature</i> (i.e., <i>Substantially Better than Silicon Baseline Memory Technology</i> )
2	Comparable to the appropriate Baseline Memory Technology * <i>or can be integrated with CMOS architecture with some difficulty</i> ** <i>or is functionally integrable (easily) with CMOS wafer technology</i> *** <i>or requires a modest cooling technology, T ≥ 77K</i> (i.e., <i>Comparable to Silicon Baseline Memory Technology</i> )
1	Substantially (2×) inferior to the appropriate Baseline Memory Technology * <i>or can not be integrated with CMOS architecture</i> ** <i>or is not integrable with CMOS wafer technology</i> *** <i>or requires very aggressive cooling technology, T &lt; 77K</i> (i.e., <i>Substantially Worse than Silicon Baseline Memory Technology</i> )

*Overall Potential Assessment (OPA) = Potential Summed over the Eight Relevance  
Criteria for each Technology Entry*

*Maximum Overall Potential Assessment (OPA) = 24*

*Minimum Overall Potential Assessment (OPA) = 8*

*Overall Potential Assessment for Technology Entries*

<i>Potential for the Technology Entry is projected to be significantly better than silicon CMOS or baseline memory (compared using the Technology Relevance Criteria) (OPA &gt;20)</i>	<b>Potential</b>
<i>Potential for the Technology Entry is projected to be slightly better than silicon CMOS or baseline memory (compared using the Technology Relevance Criteria) (OPA = &gt;18–20)</i>	<b>Potential</b>
<i>Potential for the Technology Entry is projected to be slightly less than silicon CMOS or baseline memory (compared using the Technology Relevance Criteria) (OPA = &gt;16–18)</i>	<b>Potential</b>
<i>Potential for the Technology Entry is projected to be significantly less than silicon CMOS or baseline memory (compared using the Technology Relevance Criteria) (OPA ≤ 16)</i>	<b>Potential</b>

## RESULTS

Tables ERD9 and ERD10 summarize the results of the critical review. Again, the purpose is to evaluate the potential of several emerging research memory and logic technologies discussed in this chapter eventually to replace fully scaled, mature CMOS enabling additional decades scaling of information processing technology. The color scale is given in the table above entitled “Overall Potential Assessment for Technology Entries.” The color represents the overall assessment for each emerging research memory and logic technology. White indicates the ERD Working Group’s judgment of a relatively high potential for a fully matured technology to excel compared to CMOS for logic or compared to the current memory technology to be replaced. Conversely, red indicates a relatively low potential. Green and yellow provide additional granularity from a moderately high potential (green) to a lower assessment for potential (yellow). On a scale of 1–3, the numbers given in each box are the average of the responses for that technology/relevance criterion received from members of the ERD Working Group. The error bars indicate the average response ± the standard deviation. Assignment of the relative ratings for each Technology Entry for memory and for logic is the collective judgment of the ERD Working Group and is intended to be somewhat prescriptive and not proscriptive. These ratings taken together with the numerical tables and descriptive text are intended to provide the reader with the ERD Working Group’s perspective on each Technology Entry following two years of conducting several workshops, reviewing the literature, and engaging in lively discussions within the Working Group. This evaluation is illustrated in further detail for each Memory Technology in Figures ERD2 through ERD7 and for each Logic Technology in Figures ERD8 through ERD15.


Two new technology candidates for memory applications are identified as promising. These are the engineered tunnel barrier memory and the fuse/antifuse memory. For logic, technology entries related to the long-term scaling of CMOS—specifically 1D structures—are thought to be promising. Channel replacement materials also have potential, albeit with higher risk. Conversely, no candidate technology for “beyond CMOS” logic applications is viewed to be very attractive. Therefore research is needed to identify new applications for these technologies, for example possible ways they might complement and extend the functionality of the CMOS platform technology.

Table ERD9 Potential Evaluation for Emerging Research Memory Devices

	Scalability	Performance	Energy Efficiency	Off/On ratio	Operational Reliability	Operational Temperature***	CMOS Technological Compatibility**	CMOS Architectural Compatibility*
Engineered Tunnel Barrier Memory	3	2.4	2.3	2.2	2.0	2.2	2.7	2.5
	2							
	1							
Fuse/Anti-fuse Memory	3	2.6	1.9	2.0	2.2	1.8	2.8	2.5
	2							
	1							
Nano Mechanical Memory	3	1.7	1.9	2.4	2.5	1.9	2.9	2.2
	2							
	1							
Electronic Effects Memory	3	2.3	2.2	2.3	2.1	2.0	2.4	2.3
	2							
	1							
Ionic Memory	3	2.6	2.0	2.4	2.1	1.7	2.5	2.1
	2							
	1							
Ferroelectric FET Memory	3	1.8	2.0	1.9	2.1	1.7	2.6	2.3
	2							
	1							
Macromolecular Memory	3	2.1	1.8	2.1	1.8	1.4	2.2	1.9
	2							
	1							
Molecular Memory	3	2.4	1.7	2.4	1.4	1.3	2.2	1.8
	2							
	1							


Table ERD10 Potential Evaluation for Emerging Research Logic Devices

	Scalability	Performance	Energy Efficiency	Gain	Operational Reliability	Operational Temperature***	CMOS Technological Compatibility**	CMOS Architectural Compatibility*
1D Structures	2.4	2.2	2.5	2.3	2.0	2.5	1.8	2.3
3								
2								
1								
Channel Replacement Materials	2.0	2.9	2.3	2.4	1.9	2.3	1.8	2.5
3								
2								
1								
Single Electron Transistors	2.4	1.1	2.3	1.2	1.3	1.4	1.6	1.5
3								
2								
1								
Molecular Devices	2.5	1.5	2.2	1.5	1.3	1.8	1.6	1.7
3								
2								
1								
Ferromagnetic Devices	1.2	1.3	1.7	1.5	2.0	2.1	1.2	1.3
3								
2								
1								
Spin Transistors	1.7	1.4	2.3	1.7	1.4	1.3	1.3	1.3
3								
2								
1								




Engineered Tunnel Barrier Memory

Figure ERD2a Technology Performance Evaluation for Engineered Tunnel Barrier Memory




Fuse/Anti-fuse Memory

Figure ERD2b Technology Performance Evaluation for Fuse/Antifuse Memory




Nano Mechanical Memory

Figure ERD2c Technology Performance Evaluation for Nano Mechanical Memory




Electronic Effects Memory

Figure ERD2d Technology Performance Evaluation for Electronic Effects Memory




Ionic Memory

Figure ERD2e Technology Performance Evaluation for Ionic Memory




Ferroelectric FET Memory

Figure ERD2f Technology Performance Evaluation for Ferroelectric FET Memory




### Macromolecular Memory

Figure ERD2g Technology Performance Evaluation for Macromolecular Memory




### Molecular Memory

Figure ERD2h Technology Performance Evaluation for Molecular Memory




1D Structures

Figure ERD3a Technology Performance Evaluation for 1D Structures (CNTs and NWs) Logic Devices




Channel Replacement Materials

Figure ERD3b Technology Performance Evaluation for Channel Replacement Materials Logic Devices




Single Electron Transistors

Figure ERD3c Technology Performance Evaluation for Single-Electron Transistors Logic Devices




Molecular Devices

Figure ERD3d Technology Performance Evaluation for Molecular Logic Devices



Ferromagnetic Devices

Figure ERD3f Technology Performance Evaluation for Ferromagnetic Logic Devices



Spin Transistors

Figure ERD3e Technology Performance Evaluation for Spin Transistors Logic Devices

## **FUNDAMENTAL GUIDING PRINCIPLES— “BEYOND CMOS” INFORMATION PROCESSING**

### **INTRODUCTION**

In considering the many disparate new approaches proposed to provide order of magnitude scaling of information processing beyond that attainable with ultimately scaled CMOS, the Emerging Research Devices Working Group proposes the following comprehensive set of guiding principles. We believe these “Guiding Principles” are necessary for a new “Beyond CMOS” information processing technology to dramatically enhance scaling of functional density and performance while simultaneously reducing the energy dissipated per functional operation. Further this new technology would be realized using a highly manufacturable fabrication process.

### **GUIDING PRINCIPLES**

#### ***COMPUTATIONAL STATE VARIABLE(S) OTHER THAN SOLELY ELECTRON CHARGE***

These include spin, phase, multipole orientation, mechanical position, polarity, orbital symmetry, magnetic flux quanta, molecular configuration and other quantum states. The estimated performance of alternative state variable devices to ultimately scaled CMOS should be made as early in the program as possible to down-select and identify key trade-offs.

#### ***NON-THERMAL EQUILIBRIUM SYSTEMS***

These are non-thermal equilibrium systems that serve to reduce the perturbations of stored information energy in the system caused by thermal interactions with the environment. This function can be accomplished by systems that perform all computational processing functions in a time short compared to the system’s energy relaxation time. Thermal fluctuations will require energy barriers of order  $10 kT$  to prevent random fluctuations of computational state in any bistable-switching device where  $k_b$  is Boltzmann’s constant and  $T$  is the effective temperature. One path to low energy, room temperature switching is to find systems that can operate out of thermal equilibrium with the phonon bath so the effective temperature  $T$  for the system is less than the general environment. Nuclear spin is a naturally occurring example of such a system.

#### ***NOVEL ENERGY TRANSFER INTERACTIONS***

These interactions could provide the interconnect function between communicating information processing elements. Energy transfer mechanisms for device interconnection perhaps would be based on short range interactions, including quantum exchange and double exchange interactions, electron hopping, Forster coupling (dipole–dipole coupling), tunneling and coherent phonons.

#### ***NANOSCALE THERMAL MANAGEMENT***

This might be accomplished by manipulating lattice phonons for constructive energy transport and heat removal. These would include phonon stop band structures for local energy redistribution and structures for non-isotropic heat transport

#### ***SUB-LITHOGRAPHIC MANUFACTURING PROCESS***

One example of this principle is directed self-assembly of complex structures composed of nanoscale building blocks. This requirement is essential to fabricate blocks including quantum dots, semiconductor nanocrystals, metallic nanocrystals, and resonant cavities (metacrystals) in a bulk material capable of supporting the quantum interactions described above (e.g., complex metal oxides). These self-assembly approaches should address non-regular, hierarchically organized structures, be tied to specific device ideas, and be consistent with high volume manufacturing processes.

#### ***EMERGING ARCHITECTURES***

In this case, architecture is the functional arrangement of interconnected devices that includes embedded computational components. These architectures could utilize, for special purposes, novel devices other than CMOS to perform unique functions.

## ENDNOTES

---

### MEMORY

- <sup>1</sup> F. Beltram, F. Capasso, J. F. Walker, and R. J. Malik. "Memory Phenomena in Heterojunction Structures - Evidence For Suppressed Thermionic Emission." *Appl. Phys. Lett.* 53 (1988) 376.
- <sup>2</sup> K. K. Likharev. "Riding the crest of a new wave in memory." *IEEE Circ. & Dev.* v. 16, no. 4 (2000) 16-21.
- <sup>3</sup> F. Beltram, F. Capasso, J. F. Walker, and R. J. Malik. "Memory Phenomena in Heterojunction Structures - Evidence For Suppressed Thermionic Emission." *Appl. Phys. Lett.* 53 (1988) 376.
- <sup>4</sup> S. E. Baik, S. Choi, U-I. Chung, J. T. Moon. "Engineering on tunnel barrier and dot surface in Si nanocrystal memories." *Solid-State Electron.* v. 48 (2004) 1475-1481.
- <sup>5</sup> E. Cimoiasu, S. K. Tolpygo, X. Liu, N. Simonian, J. E. Lukens, K. K. Likharev, R. F. Klie, Y. Zhu. "Aluminum oxide as possible components for layered tunnel barriers." *J. Appl. Phys.* v. 96, no 2 (2004) 1088.
- <sup>6</sup> J. C. Brewer, R. J. Walters, L. D. Bell, D. B. Farmer, R. G. Gordon, H. A. Atwater. "Determination of energy barrier profiles for high-k dielectric materials utilizing bias-dependent internal photoemission." *Appl. Phys. Lett.* v. 85, no. 18 (2004) 4133.
- <sup>7</sup> Govoreanu, P. Blomme, M. Rosmeulen, J. Vaan Houdt, and K. De Meyer. "VARIOT: A novel multilayer tunnel barrier concept, for low-voltage nonvolatile memory devices." *IEEE Electron Dev. Lett.* v. 24, no.2 (2003) 99-101.
- <sup>8</sup> Liu YR, Dey S, Tang S, et al. "Improved performance of SiGe nanocrystal memory with VARIOT tunnel barrier." *IEEE Trans. Electron Dev.* 53 (2006): 2598-2602.
- <sup>9</sup> M-T Wu, H-T Lue, K-Y Hsieh, R. Liu and C-Y Lu. "Study of the band-to-band tunneling hot-electron (BBHE) programming characteristics of p-channel bandgap engineered SONOS (BE-SONOS)." *IEEE Trans. Electron Dev.* 54 (2007) 699.
- <sup>10</sup> Y. Arimoto and H. Ishiwara. "Current Status of Ferroelectric Random Access Memory." *MRS Bulletin* 29 (2004) 823.
- <sup>11</sup> M. Fitsilis, Y. Mustafa, R. Waser. "Scaling the ferroelectric field effect transistor." *Integrated Ferroelectrics* 70: 29-44 2005.
- <sup>12</sup> S. Sakai and R. Ilangoan. "Metal-Ferroelectric-Insulator-Semiconductor memory FET with long retention and high endurance." *IEEE Electron Dev. Lett.* v. 25, no. 6 (2004) 369-371.
- <sup>13</sup> H. Ishiwara. "Application of Bismuth-layered perovskite thin films to FET-type ferroelectric memories." *Integrated Ferroelectrics* 79 (2006) 3-13.
- <sup>14</sup> R. Waser and M. Aono. "Nanoionics-based resistively switching memories." *Nature Materials* (2007), in press.
- <sup>15</sup> T. Rueckes et al. "Carbon nanotube-Based Nonvolatile Random Access Memory for Molecular Computing." *Science* 289 (2000): 94-97.
- <sup>16</sup> J. W. Ward, M. Meinhold, B. M. Segal, J. Berg, R. Sen, R. Sivarajan, D. K. Brock, and T. Rueckes. "A non-volatile nanoelectromechanical memory element utilizing a fabric of carbon nanotubes." *Non-Volatile Memory Technology Symposium*, 15-17 Nov. 2004, pp. 34-38.
- <sup>17</sup> J. E. Jang et al. "Nanoelectromechanical switches with vertically aligned carbon nanotubes." *Appl. Phys. Lett.* 87 (2005) 163114.
- <sup>18</sup> R.L. Badzey, et al. "A controllable nanomechanical memory element." *Appl. Phys. Lett.* 85 (2004): 3587-3589.
- <sup>19</sup> Y. Tsuchiya et al. "Nanoelectromechanical nonvolatile memory device incorporating nanocrystalline Si dots." *J. Appl. Phys.* 100 (2006) 094306.
- <sup>20</sup> G. M. McClelland and B. Atmaja. "Molded electromechanical shift register memories." *Appl. Phys. Lett.* 89 (2006) 161918.
- <sup>21</sup> H. Pagnia and N. Sotnik. "Bistable switching in electroformed metal-insulator-metal devices." *Physica Status Sol. A*, 108, 11-65 (1988).
- <sup>22</sup> F. A. Chudnovskii, L. L. Odynets, A. L. Pergament, and G. B. Stefanovich. "Electroforming and switching in oxides of transition metals: the role of metal-insulator transition in the switching mechanism." *J. Solid State Chem.*, 122, 95-9 (1996).
- <sup>23</sup> J. C. Bruyere and B. K. Chakraverty. "Switching and Negative Resistance in Thin Films of Nickel Oxide." *Appl. Phys. Lett.* 16, 40 (1970).
- <sup>24</sup> D. C. Kim, S. Seo, S. E. Ahn, D. -S. Suh, M. J. Lee, B. -H. Park, I. K. Yoo, I. G. Baek, H. -J. Kim, E. K. Yim, J. E. Lee, S. O. Park, H. S. Kim, U-In Chung, J. T. Moon, and B. I. Ryu. "Electrical observations of filamentary conduction for the resistive memory switching in NiO films." *Applied Physics Letters*, 88, 202102-1-3 (2006).
- <sup>25</sup> B. J. Choi, D. S. Jeong, S. K. Kim, C. Rohde, S. Choi, J. H. Oh, H. J. Kim, C. S. Hwang, K. Szot, R. Waser, B. Reichenberg, and S. Tiedke. "Resistive switching mechanism of TiO<sub>2</sub> thin films grown by atomic-layer deposition." *J. Appl. Phys.* 98, 33715-1-10 (2005).

- <sup>26</sup> I. G. Baek, M. S. Lee, S. Seo, M. J. Lee, D. H. Seo, D. S. Suh, J. C. Park, S. O. Park, H. S. Kim, I. K. Yoo, I. G. and J. T. Moon. "Highly scalable nonvolatile resistive memory using simple binary oxide driven by asymmetric unipolar voltage pulses." 2004 Intern. Electron Dev. Meeting, San Francisco, CA, USA, 13/12/2004-15/12/2004, Piscataway, NJ, USA: IEEE, 587-90 (2005).
- <sup>27</sup> T.-N. Fang, S. Kaza, S. Haddad, A. Chen, Y.-C. Wu, Z. Lan, S. Avanzino, D. Liao, C. Gopalan, S. Choi, S. Mahdavi, M. Buynoski, Y. Lin, C. Marrian, C. Bill, M. VanBuskirk, and M. Taguchi. "Erase Mechanism for Copper Oxide Resistive Switching Memory Cells with Nickel Electrode." Tech. Dig. Int. Electron Devices Meet. 2006, pp.789-792.
- <sup>28</sup> K. Kinoshita et al. "Lowering the Switching Current of Resistance Random Access Memory Using a Hetero Junction Structure Consisting of Transition Metal Oxide." Jap. J. Appl. Phys. 45, L991 (2006).
- <sup>29</sup> n.a. "Resistance Switching of Copper doped MoOx Films for Nonvolatile Memory Application." APL 90, 122104 (2007).
- <sup>30</sup> T.-N. Fang, S. Kaza, S. Haddad, A. Chen, Y.-C. Wu, Z. Lan, S. Avanzino, D. Liao, C. Gopalan, S. Choi, S. Mahdavi, M. Buynoski, Y. Lin, C. Marrian, C. Bill, M. VanBuskirk, and M. Taguchi. "Erase Mechanism for Copper Oxide Resistive Switching Memory Cells with Nickel Electrode." Tech. Dig. Int. Electron Devices Meet. 2006, pp.789-792.
- <sup>31</sup> K. Kinoshita et al. "Lowering the Switching Current of Resistance Random Access Memory Using a Hetero Junction Structure Consisting of Transition Metal Oxide." Jap. J. Appl. Phys. 45, L991 (2006).
- <sup>32</sup> D. C. Kim, et al. "Improvement of resistive memory switching in NiO using IrO<sub>2</sub>." Appl. Phys. Lett. 88 (2006) 232106.
- <sup>33</sup> M.N. Kozicki, C. Gopalan, M. Balakrishnan, M. Park, and M. Mitkova. "Non-Volatile Memory Based on Solid Electrolytes." Proceedings of the 2004 Non-Volatile Memory Technology Symposium, 10-17 (2004).
- <sup>34</sup> T. Sakamoto, H. Sunamura, H. Kawuara, T. Hasegawa, T. Nakayama, and M. Aono. "Nanometer-scale switches using copper sulfide." Appl. Phys. Lett. 82 (2003) 3032.
- <sup>35</sup> H. Pagnia and N. Sotnik. "Bistable Switching in Electroformed Metal-Insulator-Metal Devices." Phys. Stat. Sol. (a) 108 (1988) 11.
- <sup>36</sup> A. Beck, J.G. Bednorz, Ch. Gerber, C. Rossel, and D. Widmer. "Reproducible Switching Effect in Thin Oxide Films for Memory Applications." Appl. Phys. Lett. 77 (2000) 139.
- <sup>37</sup> J. G. Simmons and R. R. Verderber. "New conduction and reversible memory phenomena in thin insulating films." Proc. R. Soc. London, Ser. A 301, no 1464 (1967) 77.
- <sup>38</sup> A. Sawa, T. Fujii, M. Kawasaki, and Y. Tokura. "Interface resistance switching at a few nanometer thick perovskite manganite active layers." Applied Physics Letters, USA, 88, 232112-1-3 (2006).
- <sup>39</sup> T. Fujii, M. Kawasaki, A. Sawa, H. Akoh, Y. Kawazoe, and Y. Tokura. "Hysteretic current-voltage characteristics and resistance switching at an epitaxial oxide Schottky junction SrRuO<sub>3</sub>/SrTi<sub>0.99</sub>Nb<sub>0.01</sub>O<sub>3</sub>." Applied Physics Letters, USA, 86, 12107-1-3 (2005).
- <sup>40</sup> K. Yano, T. Ishii, T. Hashimoto, F. Murai, and K. Seki. "Room-temperature single-electron memory." IEEE Trans. Electron. Dev. 41 (1994) 1628-1638.
- <sup>41</sup> K. Yano, T. Ishii, T. Sano, T. Mine, F. Murai, T. Hashimoto, T. Kobayashi, T. Kure, K. Seki. "Single-electron memory for giga-to-tera bit storage." Proc. IEEE 87 (1999) 633-651.
- <sup>42</sup> K. Yano, T. Ishii, T. Sano, T. Mine, F. Murai, T. Hashimoto, T. Kobayashi, T. Kure, K. Seki. "Single-electron memory for giga-to-tera bit storage." Proc. IEEE 87 (1999) 633-651.
- <sup>43</sup> C. Papagianni, Y. B. Nian, Y. Q. Wang, N. J. Wu, A. Igmatiev. "Impedance study of reproducible switching memory effect." 2004 International Electron Devices Meeting, San Francisco, CA, USA, 13/12/2004-15/12/2004, 125-128.
- <sup>44</sup> S. Tsui, Y. Q. Wang, Y. Y. Xue, C. W. Chu. "Mechanism and scalability in resistive switching of metal Pr<sub>0.7</sub>Ca<sub>0.3</sub>MnO<sub>3</sub> interface." Appl. Phys. Lett 89 (2006) 123502.
- <sup>45</sup> A. Asamitsu, Y. Tomioka, H. Kuwahara, and Y. Tokura. "Current switching of resistive states in magnetoresistive manganites." Nature, 388, 50-2 (1997).
- <sup>46</sup> D. S. Kim, Y. H. Kim, C. E. Lee, and Y. T. Kim. "Colossal electroresistance mechanism in a Au/Pr<sub>0.7</sub>Ca<sub>0.3</sub>MnO<sub>3</sub>/Pt sandwich structure: evidence for a Mott transition." Physical Review B 74, 174430-1-6 (2006).
- <sup>47</sup> G. I. Meijer, U. Staub, M. Janousch, S. L. Johnson, B. Delley, T. Neisius. "Valence states of Cr and the insulator-to-metal transition in Cr-doped SrTiO<sub>3</sub>." Phys. Rev. B, 72, 155102 (2005).
- <sup>48</sup> R. Fors, S. I. Khartsev, and A. M. Grishin. "Giant resistance switching in metal-insulator-manganite junctions: Evidence for Mott transition." Phys. Rev. B 71 (2005) 045305.
- <sup>49</sup> M. Fujimoto, H. Koyama, M. Konagai, Y. Hosoi, K. Ishihara, S. Ohnishi, N. Awaya. "TiO<sub>2</sub> anatase nanolayer on TiN thin film exhibiting high-speed bipolar resistive switching." Appl. Phys. Lett. 89 (2006) 223509.
- <sup>50</sup> M. J. Rozenberg, I. H. Inoue, and M. J. Sanchez. "Nonvolatile memory with multilevel switching: a basic model." Physical Review Letters, USA, 92, 178302/1-4 (2004).
- <sup>51</sup> C. H. Ahn et al. "Electrostatic modification of novel materials." Rev. Modern Physics 78 (2006) 1185-1212.

- <sup>52</sup> P. W. M. Blom, R. M. Wolf, J. F. M. Cillessen, and M. P. C. M. Krijn. "Ferroelectric Schottky Diode." *Phys. Rev. Lett.* 73 (1994) 2107.
- <sup>53</sup> H. Kohlstedt, N. A. Pertsev, J. Rodriguez Contreras, and R. Waser. "Theoretical current-voltage characteristics of ferroelectric tunnel junctions." accepted by *Phys. Rev. B, Cond-mat/0503546*.
- <sup>54</sup> L. P. Ma, J. Liu, and Y. Yang. "Organic electrical bistable devices and rewritable memory cells." *APPL. PHYS. LETT.* v. 80, no. 16 (2002) 2997-2999.
- <sup>55</sup> L. P. Ma, S. Pyo, J. Ouyang, Q. Xu, and Y. Yang. "Nonvolatile electrical bistability of organic/metal-nanocluster/organic system." *Appl. Phys. Lett.* v. 80, no. 9 (2003) 1419-1421.
- <sup>56</sup> L. P. Ma, Q. Xu and Y. Yang. "Organic non-volatile memory by controlling the dynamic copper-ion concentration within organic layer." *Appl. Phys. Lett.* v. 84, no. 24 (2004) 4908-4910.
- <sup>57</sup> J. Ouyang, C. W. Chu, C. R. Szmanda, L. P. Ma, and Y. Yang. "Programmable polymer thin film and non-volatile memory device." *Nature Materials* v. 3, no 12 (2004) 918-922.
- <sup>58</sup> J. He, L. P. Ma, J. Wu and Y. Yang. "Three-terminal organic memory devices." *J. Appl. Phys.* v. 97 (2005) 064507.
- <sup>59</sup> Muller R, Naulaerts R, Billen J, et al. "CuTCNQ resistive nonvolatile memories with a noble metal bottom electrode." *Appl. Phys. Lett.* 90 (2007) 063503.
- <sup>60</sup> A. Kanwal and M. Chowalla. "Stable, three layered organic memory devices from C<sub>60</sub> molecules and insulating polymers." *Appl. Phys. Lett.* 89 (2006) 203103.
- <sup>61</sup> L. P. Ma, J. Liu, and Y. Yang. "Organic electrical bistable devices and rewritable memory cells." *APPL. PHYS. LETT.* v. 80, no. 16 (2002) 2997-2999.
- <sup>62</sup> L. D. Bozano, B. W. Kean, V. R. Deline, J. R. Salem, and J. C. Scott. "Mechanism for bistability in organic memory elements." *Appl. Phys. Lett.* v. 84, no. 4 (2004) 607-609.
- <sup>63</sup> J. G. Simmons and R. R. Verderber. "New conduction and reversible memory phenomena in thin insulating films." *Proc. R. Soc. London, Ser. A* 301, no 1464 (1967) 77.
- <sup>64</sup> M. A. Reed, J. Chen, A. M. Rawlett, et al. "Molecular random access memory cell." *Appl. Phys. Lett.* v. 78, no. 23 (2001) 3735-3737.
- <sup>65</sup> Y. Collier C.P., Jeppesen J.O., Nielsen K.A., Delonno E., Ho G., Perkins J., Tseng H.R., Yamamoto T, Stoddart J.F., Heath J.R.. "Two-dimensional Molecular Electronics Circuits." *CHEMPHYSICHEM* 3 (2002) 519.
- <sup>66</sup> Tour JM, Cheng L, Nackashi DP, Yao YX, Flatt AK, St Angelo SK, Mallouk TE, Franzon PD. "NanoCell electronic memories." *J. AMER. CHEM. SOC.*, 125 (43): 13279-13283 OCT 29 2003.
- <sup>67</sup> W. Wu, G-Y. Jung, D. L. Olynick, J. Straznicky, Z. Li, X. Li, D. A. A. Ohlberg, Y. Chen, S-Y. Wang, J. A. Liddle, W. M. Tong, and R. S. Williams. "One-kilobit cross-bar molecular memory circuits at 30-nm half-pitch fabricated by nanoimprint lithography." *Appl. Phys. A* v. 80 (2005) 1173-1178.
- <sup>68</sup> J. Berg, S. Bengtsson, P. Lundgren. "Can Molecular Resonant Tunneling Diodes be Used for Local Refresh of DRAM Memory Dells?." *Solid-State Electron.* 44 (2000) 2247.
- <sup>69</sup> C. N. Lau, D. R. Stewart, R. S. Williams, M. Bockrath. "Direct observation of nanoscale switching centers in metal/molecule/metal structures." *NANO LETTERS* 4 (2004): 569-572.

## LOGIC

- <sup>70</sup> Zhang, G., *Science*, 314, p. 974, 2006.
- <sup>71</sup> Arnold, M. S., et al. *Nature Nanotechnology*, 1, p. 60, 2006.
- <sup>72</sup> Appenzeller, J.; Lin, Y.-M.; Knoch, J.; Chen, Z.; Avouris, P. "1/f Noise in Carbon Nanotube Devices—On the Impact of Contacts and Device Geometry." *Nanotechnology*, *IEEE Transactions on* Volume 6, Issue 3, May 2007 Page(s):368 – 373.
- <sup>73</sup> Ilani, S., et al. *Nature Physics*, 2, p.687, 2006.
- <sup>74</sup> Ryan Tu, Li Zhang, Yoshio Nishi, and Hongjie Dai. "Measuring the Capacitance of Individual Semiconductor Nanowires for Carrier Mobility Assessment." *Nano Letters*, Vol.7, No. 6, 1561-1565, 2007.
- <sup>75</sup> Rosenblatt, S., et al. *Applied Physics Letter*, 87, p. 153111, 2005.
- <sup>76</sup> Islamshah Amlani, Jonathan Lewis, King Lee, Ruth Zhang, Jie Deng and H.-S. Philip Wong. "First Demonstration of AC Gain From a Single-walled Carbon Nanotube Common-Source Amplifier." *Proceedings of the 2006 IEDM*, 207.
- <sup>77</sup> Kang, S.J., et al. *Nature Nanotechnology*, 2, p. 230, 2007.
- <sup>78</sup> Han, S., et al. *Journal of the American Chemical Society*, 127, p. 5294, 2005.
- <sup>79</sup> Javey, A., et al. *Nano Letters*, 7, p. 773, 2007.

- <sup>80</sup> Li, X., et al. *Journal of the American Chemical Society*, 129, p. 4890, 2007.
- <sup>81</sup> Arnold, M. S., et al. *Nature Nanotechnology*, 1, p. 60, 2006.
- <sup>82</sup> Tomas Bryllert, Lars-Erik Wernersson, Linus E. Fröberg, and Lars Samuelson. "Vertical High-Mobility Wrap-Gated InAs Nanowire Transistor." *IEEE Electron Device Letters*, VOL. 27, NO. 5, MAY 2006, 323.
- <sup>83</sup> Autran, J.-L.; Munteanu, D. "Beyond silicon bulk MOS transistor: new materials, emerging structures and ultimate devices." *Revue de l'Electricite et de l'Electronique no.4* : 25-37, April 2007.
- <sup>84</sup> Kyoung Hwan Yeo et al. "Gate-All-Around (GAA) Twin Silicon Nanowire MOSFET (TSNWFET) with 15 nm Length Gate and 4 nm Radius Nanowires." *Electron Devices Meeting, 2006. IEDM '06. International 11-13 Dec. 2006* Page(s):1 – 4.
- <sup>85</sup> Chen, Z., et al. *Science*, 311, p. 1735, 2006.
- <sup>86</sup> Claire Berger, et. al.. "Electronic Confinement and Coherence in Patterned Epitaxial Graphene." *SCIENCE VOL 312 26 MAY 2006*, 1191.
- <sup>87</sup> Suman Datta. "III-V field-effect transistors for low power digital logic applications." *Microelectronic Engineering* 84 (2007) 2133–2137.
- <sup>88</sup> *Nanoelectronics and Information Technology*. Ed. Rainer Wasser. Wiley-VCH, 2003. 425-444.
- <sup>89</sup> H. Inokawa, A. Fujiwara, and Y. Takahashi. "A multiple-valued logic and memory with combined single-electron and metal-oxide-semiconductor transistors." *IEEE Transactions on Electron Devices* 50, 462-470 (2003).
- <sup>90</sup> K. W. Song, Y. K. Lee, J. S. Sim, H. Jeoung, J. D. Lee, B. G. Park, Y. S. Jin, and Y. W. Kim. "SET/CMOS hybrid process and multiband filtering circuits." *IEEE Transactions on Electron Devices* 52, 1845-1850 (2005).
- <sup>91</sup> M. Saitoh, H. Harata, and T. Hiramoto. "Room-temperature demonstration of integrated silicon single-electron transistor circuits for current switching and analog pattern matching." *IEDM Tech. Dig.* 187-190 (2004).
- <sup>92</sup> Bandyopadhyay S. and Roychowdhury V. "Computational paradigms in nanoelectronics: Quantum coupled single electron logic and neuromorphic networks." *Japan Journal of Applied Physics, Pt 1.* 35.6A (1996) 3350-3362.
- <sup>93</sup> Park, K-S., et al. "SOI Single-electron transistor with low RC delay for logic cells and SET/FET hybrid ICs." *IEEE Trans. Nanotechnol.* 4.2 (2005) 242.
- <sup>94</sup> M. Saitoh, H. Harata, and T. Hiramoto. "Room-temperature demonstration of integrated silicon single-electron transistor circuits for current switching and analog pattern matching." *IEDM Tech. Dig.* 187-190 (2004).
- <sup>95</sup> V. V. Zhirnov, J. A. Hutchby, G. I. Bourianoff, J. E. Brewer. "Emerging research logic devices." *IEEE Circuits and Devices* 21 (3): 37-46 (2005).
- <sup>96</sup> Chen, R. H., A.N. Korotkov, and K.K. Likharev. "Single-electron Transistor Logic." *Applied Physics Letters.* 68.14 (1996) 1954.
- <sup>97</sup> K. Nishiguchi, A. Fujiwara, Y. Ono, H. Inokawa, and Y. Takahashi. "Room-temperature-operating data processing circuit based on single-electron transfer and detection with metal-oxide-semiconductor field-effect transistor technology." *Applied Physics Letters* 88 183101 (2006).
- <sup>98</sup> K. Uchida, T. Tanamoto, R. Ohba, S. Yasuda, and S. Fujita. "Single-electron random-number generator (RNG) for highly secure ubiquitous computing applications." *IEDM Tech. Dig.* 177-180 (2002).
- <sup>99</sup> N. Asahi, M. Akazawa, Y. Amemiya. "Single-electron logic device based on the binary decision diagram." *IEEE Transactions On Electron Devices* 44, 1109 (1997).
- <sup>100</sup> D. R. Stewart, D. A. A. Ohlberg, P. A. Beck, Y. Chen, R. Stanley Williams, J. O. Jeppesen, K. A. Nielsen, and J. Frasier Stoddard, *Nano Lett.* 4, 133 (2004).
- <sup>101</sup> Jeremy M. Beebe and James G. Kushmerick. "Nanoscale switch elements from self-assembled monolayers of silver." *Applied Physics Letters* 90, 083117 (2007).
- <sup>102</sup> Eric Rotenberg and Ravi Venkatesan. "The state of ZettaRAM." *Nano-Networks and Workshops, 2006. NanoNet '06. 1st International Conference on Sept. 2006* Page(s):1 – 5.
- <sup>103</sup> Akkerman, H.B.; Blom, P.W.M.; de Leeuw, D.M.; de Boer, B.. "Towards molecular electronics with large-area molecular junctions." *Nature* vol.441, no.7089 : 69-72, 4 May 2006.
- <sup>104</sup> William R Dichtel, James R Heath, and J Fraser Stoddart. "Designing bistable [2]rotaxanes for molecular electronic devices." *Philosophical Transactions of the Royal Society A*, 2007.
- <sup>105</sup> Gregory S Snider and R StanleyWilliams. "Nano/CMOS architectures using a field-programmable nanowire interconnect." *Nanotechnology* 18 (2007) 035204 (11pp).
- <sup>106</sup> Strukov D B and Likharev K K. 2005 "CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices." *Nanotechnology* 16, 888–900.
- <sup>107</sup> June Hoon Lee and K. L. Likharev. "Defect tolerant nanoelectronic pattern classifiers." *Int. J. Circ. Theor. Appl.*; 35:239-264.
- <sup>108</sup> D. B. Strukov and K. L. Likharev. "Defect Tolerant Architectures for Nanoelectronic Crossbar Memories." *Journal of Nanoscience and Nanotechnology*, Aug 2006.

- <sup>109</sup> K.K. Likharev. "Hybrid Semiconductor/Nanoelectronic Circuit Architectures." *Nanotech 2007* Vol. 1, P552-557.
- <sup>110</sup> T. Ono, H. Miyajima, K. Shigeto, K. Mibu, N. Hosoito, and T. Shinjo. "Propagation of a magnetic domain wall in a submicrometer magnetic wire." *Science* 284, 468 (1999).
- <sup>111</sup> D. A. Allwood, G. Xiong, M. D. Cooke, C. C. Faulkner, D. Atkinson, N. Vernier, and R. P. Cowburn. "Submicrometer ferromagnetic NOT gate and shift register." *Science* 296, 2003 (2002).
- <sup>112</sup> D. A. Allwood, G. Xiong, C. C. Faulkner, D. Atkinson, D. Petit, and R. P. Cowburn. "Magnetic domain-wall logic." *Science* 309 1688 (2005).
- <sup>113</sup> A. Yamaguchi, T. Ono, S. Nasu, K. Miyake, K. Mibu, and T. Shinjo. "Real-space observation of current-driven domain wall motion in submicron magnetic wires." *Phys. Rev. Lett.* 92, 077205 (2004).
- <sup>114</sup> M. Yamanouchi, D. Chiba, F. Matsukura, and H. Ohno. "Current-induced domain-wall switching in a ferromagnetic semiconductor structure." *Nature* 428, 539 (2004).
- <sup>115</sup> D. Chiba, Y. Sato, T. Kita, F. Matsukura, and H. Ohno. "Current-driven magnetization reversal in a ferromagnetic semiconductor (Ga,Mn)As/GaAs/(Ga,Mn)As tunnel junction." *Phys. Rev. Lett.* 93, 216602 (2004).
- <sup>116</sup> M. Hayashi, L. Thomas, C. Rettner, R. Moriya, Y. B. Bazaliy, and A. S. P. Parkin. "Current driven domain wall velocities exceeding the spin angular momentum transfer rate in permalloy nanowires." *Phys. Rev. Lett.* 98, 037204 (2007).
- <sup>117</sup> US Patent No. 6834005 (2004).
- <sup>118</sup> E. Saitoh, H. Miyajima, T. Yamaoka, and G. Tatara. "Current-induced resonance and mass determination of a single magnetic domain wall." *Nature* 432, 203 (2004).
- <sup>119</sup> S. E. Barnes, J. Ieda, and S. Maekawa. "Magnetic memory and current amplification devices using moving domain walls." *Appl. Phys. Lett.* 89, 122507 (2006).
- <sup>120</sup> Love Kothari and Nicholas Carter. "Architecture of a Self-Checkpointing Microprocessor that Incorporates Nanomagnetic Devices." *IEEE Transactions on Computers*, V 56, No. 2, Feb 2007.
- <sup>121</sup> Masaaki Tanaka and Satoshi Sugahara. "MOS-Based Spin Devices for Reconfigurable Logic." *IEEE Transactions on Electron Devices*, Vol. 54, No. 5, May 2007.
- <sup>122</sup> S.Sugahara and M.Tanaka. "Spin MOSFETs As a Basis for Spintronics." *ACM Trans. on Storage*, vol.2, no.2, 2006, pp197-219.
- <sup>123</sup> S Bandyopadhyay, B Das and A E Miller. "Supercomputing with spin-polarized single electrons in a quantum coupled architecture." *Nanotechnology* 5 (1994) 113-133.
- <sup>124</sup> S Bandyopadhyay, B Das and A E Miller. "Supercomputing with spin-polarized single electrons in a quantum coupled architecture." *Nanotechnology* 5 (1994) 113-133.
- <sup>125</sup> A. Imre et al. "Majority Logic Gate for Magnetic Quantum-Dot cellular Automata." *Science*, 311, 205-208 (2006).
- <sup>126</sup> Nikonov DE, Bourianoff GI, Gargini PA. "Power dissipation in spintronic devices out of thermodynamic equilibrium." *Journal of Superconductivity and Novel Magnetism*, 19, 497-513 (Aug. 2006).
- <sup>127</sup> A. Imre et al. "Majority Logic Gate for Magnetic Quantum-Dot cellular Automata." *Science*, 311, 205-208 (2006).
- <sup>128</sup> Nikonov DE, Bourianoff GI, Gargini PA. "Power dissipation in spintronic devices out of thermodynamic equilibrium." *Journal of Superconductivity and Novel Magnetism*, 19, 497-513 (Aug. 2006).
- <sup>129</sup> Bandyopadhyay S. "Power dissipation in spintronic devices." available at <http://arxiv.org/abs/cond-mat/0605574>.
- <sup>130</sup> V. V. Zhirmov and R. K Cavin. "An Energy Barrier Framework for the Limits of Charge and Spin based Switches." *J. Nanoelectron. and Optoelectron.*, 1, 52 (2006).
- <sup>131</sup> S. Sugahara and M. Tanaka. "A spin metal-oxide-semiconductor field-effect transistor using half-metallic-ferromagnet contacts for the source and drain." *APL*, Vol 84, No. 13, Mar 29, 2004.
- <sup>132</sup> Yosuke Mizuno et al. "Spin-dependent transport properties in GaMnAs-based spin hot-carrier transistors." *Applied Physics Letters* 90, 162505, 2007.
- <sup>133</sup> D. J. Paul, B. Coonan, G. Redmond, G. M. Crean, B. Holländer, S. Mantl, I. Zozoulenko, K.F. Berggren. "Silicon Quantum Integrated Circuits." in: *Future Trends in Microelectronics*, eds., S. Luryi, J. Xu, and A. Zaslavsky. John Wiley & Sons, Inc:New York, NY, 1999. 183-192.
- <sup>134</sup> *Nanoelectronics and Information Technology*. Rainer Wasser, ed. Wiley-VCH, 2003. 416-424.
- <sup>135</sup> Alexander Khitun and Kang L. Wang. "Cellular nonlinear network based on semiconductor tunneling structure with a self-assembled quantum dot layer." 2004 4th IEEE Conference on Nanotechnology.
- <sup>136</sup> K. Maezawa and T. Mizutani, *Jpn. J. Appl. Phys.*, Vol. 32, L42, 1993.
- <sup>137</sup> Koichi Maezawa. "Resonant Tunneling Diodes and Their Application to High-Speed Circuits." *CSIC 2005 Digest*, IEEE.
- <sup>138</sup> Héctor Pettenghi, María J. Avedillo, and José M. Quintana. "New Circuit Topology for Logic Gates based on RTDs." *Proceedings of 2005 5th IEEE Conference on Nanotechnology Nagoya, Japan, July 2005.*

- <sup>139</sup> M.A. Reed, et al. "Realization of a Three-terminal Resonant Tunneling Device: the Bipolar Quantum Resonant Tunneling Transistor." *Appl. Phys. Lett.* 54, 1989, 1034.
- <sup>140</sup> P. Fau, et al. "Fabrication of Monolithically-integrated InAlAs/InGaAs/InP HEMTs and InAs/AlSb/GaSb resonant Interband Tunneling Diodes." *IEEE Trans. Electron Dev.* 48, 2001, 1282.
- <sup>141</sup> J. Gould C, Slobodskyy A, Slobodskyy T, et al. "Magnetic resonant tunneling diodes as voltage-controlled spin selectors." *PHYSICA STATUS SOLIDI B* 241 (3): 700-703 MAR 2004.
- <sup>142</sup> Xu HZ, Zhang YF. "Spin-filter devices based on resonant tunneling antisymmetrical magnetic/semiconductor hybrid structures." *Appl. Phys. Lett.* 84 (11): 1955-1957 MAR 15 2004.
- <sup>143</sup> Xia JB, Hai GQ, Wang JN. "Spin-polarized current produced by a double barrier resonant tunneling diode." *Solid State Commun.* 127 (7): 489-492 AUG 2003.
- <sup>144</sup> J. L. Blakesley, P. See, A. J. Shields, B. E. Kardynal, P. Atkinson, I. Farrer, and D. A. Ritchie. "Efficient single photon detection by quantum dot resonant tunneling diodes." *Phys. Rev. Lett.* 94 (2005) 067401.
- <sup>145</sup> Martin Gajek, Manuel Bibes, Stéphane Fusil, Karim Bouzehouane, Josep Fontcuberta, Agnès Barthélémy & Albert Fert. "Multiferroic Tunnel Junctions." *Nature of Materials*, 6, 296–302 (2007).
- <sup>146</sup> J.F. Scott. "Multiferroic memories." *Nature of Materials*, VOL 6, APRIL 2007.
- <sup>147</sup> Masakazu Yagi and Tadashi Shibata. "An Image Representation Algorithm Compatible With Neural-Associative-Processor-Based Hardware Recognition Systems." *IEEE Transactions On Neural Networks*, Vol. 14, No. 5, September 2003.
- <sup>148</sup> Daisuke Kobayashi et al. "A Ferroelectric Associative Memory Technology Employing Heterogate FG MOS Structure." 2188 *IEEE Transactions On Electron Devices*, Vol. 52, No. 10, October 2005.
- <sup>149</sup> Daisuke Kobayashi et al. "A Ferroelectric Associative Memory Technology Employing Heterogate FG MOS Structure." 2188 *IEEE Transactions On Electron Devices*, Vol. 52, No. 10, October 2005.
- <sup>150</sup> Masao Hiramoto, Takahiro Ogawa and Miki Haseyama. "A Novel Image Recognition Method Based on Feature-Extraction Vector Scheme." 2004 International Conference on Image Processing (IP).
- <sup>151</sup> V. Balzani, A. Credi and M. Venturi. "Molecular devices and Machines." pp 247, Wiley-VCH Verlag GmbH and Co, Weinheim, 2003.
- <sup>152</sup> F. M. Raymo and S. Giordani, *J. Am. Chem. Soc.* 123, 4651, 2001.
- <sup>153</sup> F. Pina, M.J. Melo, M. Maestri, P. Passaniti and V. Balzani, *J. Amer. Chem. Soc.* 122, 4496, 2000.
- <sup>154</sup> Milan N Stojanovic and Darko Stefanovic, *Nature Biotechnology* 21, 1069 - 1074 (2003).
- <sup>155</sup> Joseph Carmona et al. "From molecular interactions to gates: a systematic approach." ICCAD '06, November 5-9, 2006, San Jose, CA.
- <sup>156</sup> S. Salahuddin, S. Datta. "Interacting systems for self-correcting low power switching." *Applied Physics Letters* 90, 093503 (2007).
- <sup>157</sup> E. H. FROST Smith. "The Theory of Magnetic Amplifiers and Some Recent Developments." *Electrical Engineering Research Laboratories Report*, University College, London, April 1948.
- <sup>158</sup> Csaba, Lugli, Crusugy, Porod "Simulation of Power Gain and Dissipation in Field-Coupled Nanomagnets." *Journal of Computational Electronics* 4: 105–110, 2005.
- <sup>159</sup> Nikonov DE, Bourianoff GI. "Spin gain transistor in ferromagnetic semiconductors - The semiconductor Bloch-equations approach." *IEEE Transactions On Nanotechnology* 4 (2): 206-214 Mar 2005.
- <sup>160</sup> Jingjing Chen, Kang L. Wang, and Kosmas Galatsis. "Electrical field control magnetic phase transition in nanostructured  $Mn_xGe_{1-x}$ ." *Applied Physics Letters* 90, 012501, 2007.
- <sup>161</sup> Nikonov DE, Bourianoff GI. "Spin gain transistor in ferromagnetic semiconductors - The semiconductor Bloch-equations approach." *IEEE Transactions On Nanotechnology* 4 (2): 206-214 Mar 2005.
- <sup>162</sup> Mingqiang Bao, Jooyoung Lee, Alexander Khitun, and Kang L Wang. "3-D mapping of spin wave propagation in CoFe thin film." *Applied Physics Letters*.
- <sup>163</sup> F. Q. Zhu, G.W. Chern, O. Tchernyshyov, X. C. Zhu, J. G. Zhu, and C. L. Chien. "Magnetic Bistability and Controllable Reversal of Asymmetric Ferromagnetic Nanorings." *PRL* 96, 027205 (2006).
- <sup>164</sup> Love Kothari and Nicholas P. Carter. "Architecture of a Self-Checkpointing Microprocessor that Incorporates Nanomagnetic Devices." *IEEE Transactions On Computers*, Vol. 56, No. 2, February 2007.
- <sup>165</sup> Slonczewski, J. C. "Current-driven excitation of magnetic multilayers." *J. Magn.Magn. Mater.* 159, L1–L7 (1996).
- <sup>166</sup> S. M. Rezende, F. M. de Aguiar, M.A. Lucena, and A. Azevedo. "Magnon Excitation by Spin Injection in Thin Fe/Cr/Fe Films." *PRL*, Volume 84, Number 18, May 1, 2000.
- <sup>167</sup> Kiselev, S. I. et al. "Microwave oscillations of a nanomagnet driven by a spin polarized current." *Nature* 425, 380–383 (2003).
- <sup>168</sup> Kyung-Jin Lee, Alina Deac, Olivier Redon, Jean-Pierre Nozières, Bernard Dieny. "Excitations of incoherent spin-waves due to spin-transfer torque." *Nature of Materials*, VOL 3, December 2004.

- <sup>169</sup> S.F. Kaka, M.R. Pufall, W.H. Rippard, T.J. Silva, and S.E. Russek. 2005. "Mutual Phase-Locking of Microwave Spin Torque Nano-Oscillators." *Nature*. Sept. 15, 2005.
- <sup>170</sup> V. S. Pribiag, I. N. Krivorotov, G. D. Fuchs, P. M. Braganca, O. Ozatay, J. C. Sankey, D. C. Ralph And R. A. Buhrman. "Magnetic vortex oscillator driven by D.C. spin-polarized current." *Nature of physics*, 2007.
- <sup>171</sup> M. Hosomi, H. Yamagishi, T. Yamamoto, K. Bessho, Y. Higo, K. Yamane, H. Yamada, M. Shoji, H. Hachino, C. Fukumoto, H. Nagao, and H. Kano. "A Novel Nonvolatile Memory with Spin Torque Transfer Magnetization Switching: Spin-RAM." *Proceedings of the IEDM*, 2005.
- <sup>172</sup> G. D. Fuchs,a) N. C. Emley, I. N. Krivorotov, P. M. Braganca, E. M. Ryan, S. I. Kiselev, J. C. Sankey, D. C. Ralph, and R. A. Buhrman. "Spin-transfer effects in nanoscale magnetic tunnel junctions." *Applied Physics Letters* Volume 85, Number 7 16 August 2004.

## ARCHITECTURES

- <sup>173</sup> Vengal Sriram, et al. "An 80-Tile, 1.28 TFLOPS Network-on-Chip in 65 nm CMOS." *ISSCC 2007*, February.
- <sup>174</sup> Dirk Helgemo. "Digital Signal Processing at 1 GHz in a Field-Programmable Object Array." 2003 MAPLD Conference ([www.Mathstar.com](http://www.Mathstar.com)).
- <sup>175</sup> R. Bashirulla, et al. "Perspectives on Nano-Architectures." SRC working paper (2006). This analysis concluded that an on-chip architecture consisting of many of light-weight processors instead of one heavy-weight processor have reduced energy error constraints, and therefore can operate at lower voltage without sacrifices in reliability.
- <sup>176</sup> V. V. Zhirnov, J. A. Hutchby, G. I. Bourianoff, J. E. Brewer. "Emerging research logic devices." *IEEE Circuits & Devices* 21 (3): 37-46 ( 2005).
- <sup>177</sup> J. A. Hutchby, G. I. Bourianoff, V. V. Zhirnov, J. E. Brewer. "Emerging research memory and logic technologies - A critical review of the technologies based on a new relevance/evaluation criteria." *IEEE Circuits & Devices* 21 (3): 47-51 ( 2005).
- <sup>178</sup> K. K. Likharev and D. B. Strukov. "CMOL: Devices, Circuits, and Architectures, Introduction to Molecular Electronics." Springer, Berlin, 2005, pp. 447-477.
- <sup>179</sup> Greg Snider and Stan Williams. "Nano/CMOS Architectures Using Field-Programmable Interconnect." *Nanotechnology* 18, Jan. 24, 2007.
- <sup>180</sup> Alex Krasnov, Andrew Schultz, John Wawrzynek, Greg Gibeling, Pieere-Yves Droz. "Ramp Blue: A Message Passing Manycore System in FPGAs." *Proceedings of FPL 2007, International Conference on Field Programmable Logic and Applications*, Amsterdam, Holland, August 2007 (<http://ramp.eecs.berkeley.edu/>).
- <sup>181</sup> Krste Asanovic et al. "The Landscape of Parallel Computing Research: A View from Berkeley." *EECS UC Berkeley. Technical Report No. UCB/EECS-2006-183*, December 18, 2006.
- <sup>182</sup> Rahul Sarpeshkar. "Going Beyond Moore's Law with Analog and Bio-Inspired Processing." *Emerging Research Devices Workshop (Architectures)*, July 9, 2006, San Francisco, CA.
- <sup>183</sup> Valerie Beiu. "A Novel, Highly Reliable, Low Power, Nano Architecture When Von Neumann Augments Komolgorov." *Proceedings of the 15<sup>th</sup> International Conference on Application-Specific Systems, Architectures, and Processors (ASAP '04)*.
- <sup>184</sup> R. Sarpeshkar and M. O'Halloran. "Scalable Hybrid Computation with Spikes." vol. 14, no. 9, pp. 2003-2024, Sept., 2002.
- <sup>185</sup> Malcolm Young. "Brain Architectures: One Way to Get Off the Technology Plateau?." *Emerging Research Devices Workshop (Architectures)*, July 9, 2006, San Francisco, CA.
- <sup>186</sup> Malcolm Young. "Brain Architectures: One Way to Get Off the Technology Plateau?." *Emerging Research Devices Workshop (Architectures)*, July 9, 2006, San Francisco, CA.
- <sup>187</sup> Dan Hammerstrom. "Biologically Inspired Architectures." *Information Technology*, Wiley, 2007.
- <sup>188</sup> Shibata T. "A Nano Functional-Device Based Architecture for Human Intelligence Systems." *ITRS Emerging Research Devices e-Workshop (Architectures)*, March 22, 2007.
- <sup>189</sup> Foldesy P, Zarandy A, Rekeczky C, et al. "Digital implementation of cellular sensor-computers." *International Journal of Circuit Theory and Applications*, 34 (4): 409-428 July-August 2006.
- <sup>190</sup> Tamas Roska. "Cellular Morphic Computational Architectures for Sensing and Recognition – Visual Microprocessors – CNN Technology." *Emerging Research Devices e-Workshop (Architectures)*, March 22, 2007.
- <sup>191</sup> V.V. Zhirnov, R.K. Cavin, J.A. Hutchby, G.I. Bourianoff. "Limits to Binary Logic Switch Scaling—A Gedankin Model." *Proc. IEEE*, November 2003, 1934–1939.