

Victor V. Zhirnov, Ph.D. Chief Scientist Semiconductor Research Corporation



Wednesday, April 14 at 11:00 am EDT





Maryam Cope Director, Government Affairs SIA



Rob Clark Senior Member of the Technical Staff TEL



Carlos Diaz Senior Director, Research and Development TSMC



Stephen Kosonocky Senior Fellow AMD



Heike Riel IBM Fellow, Head Science & Technology IBM Research




Gilroy Vandentop Director of Corporate University Research Intel



Jim Ang *Chief Scientist for Computing in the Physical and Computational Sciences Directorate* PNNL



New compute trajectories for energy efficiency



Victor Zhirnov, Chief Scientist, Semiconductor Research Corporation

April 14, 2021



- SRC and Decadal Plan for Semiconductors
 - Five seismic shifts in information and communication technologies
- Compute Needs after 2030
 - Energy challenge
 - New compute trajectories
- Summary

SRC[®] The Ca (2030

The Case for a Decadal Plan for Semiconductors (2030 ICT research goals)


The current hardware-software (HW-SW) paradigm in information and communication technologies (ICT) <u>has reached its limits and must</u> <u>change</u>. It is important to identify significant trends that are driving information technology and what roadblocks/challenges the industry is facing. A Decadal Plan for Semiconductors is needed that will transform the semiconductor industry by:


- supporting the strategic visions of semiconductor companies
- placing 'a stake in the ground' to motivate and challenge the best and brightest university faculty and students to be a key part of the solution
- guiding a (r)evolution of research programs
 - 3x increase of federal research spending relevant to the semiconductor industry

Because the future can't wait, we bring the best minds together to achieve the unimaginable...

Our 2030 Decadal Plan for Semiconductors


https://www.src.org/about/decadal-plan/ (released on January 25, 2021)






SR

Economic and Social Well-being




What is Compute Trajectory?



A related question is *bit-utilization efficiency* in computation, i.e., the number of single bit transitions needed to implement a compute instruction.

CPU operations vs. binary transitions



 $\implies P = \beta E_{bit}$

 $\beta = \alpha N_{tr} \cdot f$

	Company	woder	Tear	
	Intel	4004	1971	
Intel		8080	1974	
	MOS Technology	6502	1975	
	Motorola 68000	68000	1979	
	Intel	286	1982	
	Motorola	68020	1984	
	Intel	386DX	1985	
	ARM	ARM2	1986	
	Motorola	68030	1987	
	Motorola	68040	1990	
	DEC	Alpha 21064 EV4	1992	
	Intel	486DX	1992	
	Motorola	68060	1994	
	Intel	Pentium	1994	
	Intel	Pentium Pro	1996	
	IBM - Motorola	PowerPC 750	1997	
	Intel	Pentium III	1999	
	AMD	Athlon	2000	
	AMD	Athlon XP 2500+	2003	
	Intel	Pentium 4 Ext. Edition	2003	
	Centaur - VIA	VIA C7	2005	
	AMD	Athlon FX-57	2005	
	AMD	Athlon 64 3800+ X2	2005	
	IBM	Xbox360 "Xenon"	2005	
	Sony-Toshiba-IBM	PS3 Cell BE	2006	
	AMD	Athlon FX-60	2006	
	Intel	Core 2 Extreme X6800	2006	
	Intel	Core 2 Extreme QX6700	2006	
	P.A. Semi	PA6T-1682M	2007	
	Intel	Core 2 Extreme QX9770	2008	
	Intel	Core i7 920	2008	
	Intel	Atom N270	2008	
	AMD	E-350	2011	
	AMD	Phenom II X4 940	2009	
	AMD	Phenom II X6 1100T	2010	
	Intel	Core i7 980X	2010	
	Intel	Core i7 2600K	2011	
	Intel	Core i7 875K	2011	
	AMD	8150	2011	
	Intel	Xeon E3-1290v2	2012	
	Intel	Ivy Bridge-EX-15	2013	
	Intel	i7-5960X	2014	


®


Limits to Binary Logic Switch Scaling—A Gedanken Model

VICTOR V. ZHIRNOV, RALPH K. CAVIN, III, FELLOW, IEEE, JAMES A. HUTCHBY, SENIOR MEMBER, IEEE, AND GEORGE I. BOURIANOFF, MEMBER, IEEE


Invited Paper

• The limit for E_{bit} is given by the Shannon–von Neumann– Landauer (SNL) expression for smallest energy to process a bit $0.7k_{B}T = 0.02eV = 3 \times 10^{-21}J$







Computing energy: Energy per bit in CPU



Computations per Year




1 ZIPS= 10¹⁵ MIPS



Total energy of computing: A need to change 'computational trajectory'

(based on research by Hilbert and Lopez: M. Hilbert and P. Lopez, "The World's Technological Capacity to Store, Communicate, and Compute Information", Science 332 (2011) 60-65


$$MIPS = k (BITS)^p$$



Public

Seismic shift #5: Computing growth may not be sustainable

JIC




Why Seismic Shift?

Computing growth may be not sustainable by 2040, as its energy requirements would exceed the estimated world's energy production

Need: Discover computing paradigms/architectures with a radically new 'computing trajectory' demonstrating >1,000,000x improvement in energy efficiency. Changing the trajectory not only provides immediate improvements but also provides many decades of buffer and is much more cost effective than attempting to increase the world's energy supply dramatically.


SRC A need to change 'computational trajectory'




bit utilization efficiency in computation!




Needed: Theory of Computation



The theoretical basis for performance measurements for computers is much less solid than the theoretical basis for information storage and communication (e.g. Shannon limit etc.) Hypotheses of the origin of the exponent p in the compute trajectory formula















Brain computes BOTH with interconnects and with memory

In the human brain, the distribution of **Ca** ions in dendrites represents a crucial variable for processing and storing information.

Ca ions enter the dendrites through voltage-gated channels in a membrane, and this leads to rapid local modulations of calcium concentration within dendritic tree






S. L. Smith et al, "Dendritic spikes enhance stimulus selectivity in cortical neurons in vivo", Nature 503 (2013) 115

C. Koch, "Computation and single neuron", Nature 385 (1997) 207

Computations vs. binary transitions

®



Estimates of computational power of human brain:

Binary information throughput: $\beta \sim 10^{19} \text{ bit/s}$

Gitt W, "Information - the 3rd fundamental quantity", Siemens Review 56 (6): 36-41 1989 (Estimate made from the analysis of the control function of brain: language, deliberate movements, informationcontrolled functions of the organs, hormone system etc.

Number of instruction per second

μ ~ 10⁸ MIPS

H. Moravec, "When will computer hardware match the human brain?" J. Evolution and Technol. 1998. Vol. 1 (Estimate made from the analysis brain image processing)

Alternative trajectory may exist!




- It is paramount to restore U.S. leadership in microelectronic technologies and innovation
- The Decadal Plan for semiconductor research is instrumental to address on-going seismic shifts in information & communication technology (ICT)
 - The Decadal Plan provides an executive overview of the global drivers and constraints for the future ICT industry, rather than to offer specific solutions
 - The document identifies the 'what', not the 'how'
 - e.g. Discover compute trajectories with $p{\sim}1$

 $MIPS = k (BITS)^p$


HOW

 With the 2030 Decadal Plan for Semiconductors released in January 2021, now is the crucial time to drive the conversion of the high-level Grand Goals of the Decadal Plan into a detailed Semiconductor Agenda toward 2030.


Research directions towards new compute trajectories



Why do we need 3D Architectures? – 5 nm example



chip is devices.




~ 10x energy reduction for FO4-6



Opportunities in 3D systems

- 2D layout results in long interconnects,
 - increased energy of operation, since more electrons are required for reliable switching.
 - Separates memory from logic by design Van Neumann
- In a hypothetical 3D topology for binary switches, the generic shape of the binary switch corresponding to the basic energy diagram would be a vertical cylinder,
 - 3D organization of switches would allow for 'stacked' configurations, without as many additional wires as in 2D layout
 - It could enable 'wireless' communication between the sending devices A and several receiving devices by electrostatic coupling, which could dramatically reduce the number of electrons needed for branched communication (fan-out)
- The advantages of vertical 3D topology increase with fan-out, thus suggesting a larger-fan-out design approach might be desirable for 3D
 - Even for low fan-out, at least one order of magnitude in energy reduction could be expected
- More Fan-Out (Branching) = More Computation per step

Challenge: Enhanced energy efficiency while boosting computational performance and keeping cost in check




New Information representation and processing – a key knob to energy-efficient next generation AI capabilities

 High-dimensional computing can significantly enhance AI's computing energyefficiency given its intrinsic one-pass & continuous learning capabilities, error robustness, and better scalability features compared to DNN

Representation	Conventional	High Dimensional	Error tolerance				
Space	Computing	Computing		Scalability			
Elements	Low dimensional binary vectors	Vectors		Problem Size Index	Men HD	nory (Kb) Baseline	
Dimension	64	1000		2	670	39	
\rightarrow Cardinality	→ 2 ⁶⁴ = 1.8E19	→ 2 ¹⁰⁰⁰ = 1.1E301	unities and and a second and a	3	680 690	532 13837	
Туре	Local	Distributed	Baseline Baseline	5	700	373092	
Value / Meaning	Pattern itself	Pattern relations	0% 7.8E-09 3.1E-08 1.2E-07 5.0E-07 2.0E-06 8.0E-06 3.2E-05		∝n	∝ 27 ⁿ	
Error tolerance	Low	High	Memory cell failure probability				

Changing the Compute Energy Trajectory: Heterogeneous processing

The current trend is toward the increasing use of GPU based architectures for different computational tasks, including general-purpose computations and machine learning/artificial intelligence.



Measure of aggregate worldwide computational performance (MIPS)

Total number of "raw" binary transactions required to service worldwide computational demand


The increased use of GPUs and domain specific architectures helps to decrease the total number of "raw" binary transitions required for computing without sacrificing the computation capacity (MIPS), shifting energy limitations further off in time.

Source: Decadal Plan for Semiconductors



Changing the Compute Energy Trajectory


Many device options exist



- Fundamental studies around the Logic-Memory-Interconnect Triad and a better understanding of details within the 1) historical p=2/3 trend may highlight opportunities.
- A new architecture for Compute in Memory or Compute in interconnect is one of our best hopes since the brain 2) functions so efficiently but has not yet shown us the way there for silicon.
- There has been a lot of work to date around compute in memory, without an energy efficiency breakthrough, because 3) moving the data remains energy intensive.
- MESO devices are the most promising beyond CMOS option. There are many materials and device challenges remaining. 4) We need to accelerate the progress towards these new device solutions.

Quantum Computing – Changing the Game


Quantum works different !



→ Quantum laws can enable exponential increase of computing power

Quantum is built for difficult problems ! **Problems we can't** address adequately today Problems we can address today 937 x 947 = ? **Problems we can address** with quantum e.g. Simulating Quantum Mechanics Factoring: 887339 = ? x ? **Quantum Applications:** Simulating Quantum Systems Algebraic Problems: ML, **Differential Equations, Factoring** Database Search: Quantum Monte Carlo, Optimization, **Graph Problems**

Development of Quantum Computing




➔ Goal: Demonstrate Quantum Advantage

Commercial advantage to solving real world problems with quantum computers

➔ A new path to solve some of the hardest problems

Quantum Computing – Benefit

Shor Algorithm Universal Quantum Computer



Exponential speed-up for factoring: A task taking **300 years** (2³³ seconds) on a classical computer might take a minute (~ **30 seconds**) on a quantum computer

This can lead to speed up and reduced energy consumption

Today's examples – speed and energy gain

Example 1:

Measure probability distribution by sampling computational statespace of dimension 2⁵³ (ca 10¹⁶).

- 200s on QC and 2·10⁵ days on HPC
- Roughly: 5.10⁵ J vs 3.10¹² J

Example 2:

Boson sampling on 76 photons implemented in photonic QC.


20s on QC and 6.10⁸ years on HPC

Example 3:

Simulations of hard random quantum circuits:

	Energy cost (MWh)				
	Electra	Summit	QPU		
	96.8	21.1	$4.2 imes 10^{-4}$		
Villa	alonga et al. Qu	uantum Sci. Tech	nol. 5 (2020) 034003		

But much more to be considered



- Energy overhead of error correction?
- Scaling to millions of qubits
- Integration of electronics

I

- Further understanding and work needed to benchmark
- ➔ Potential to save energy exists



- Application Drivers and Challenge Problems
 - How will the R&D called for in the SRC Decadal Plan impact future energy efficient computing solutions across many applications?
 - Do you foresee specific resource needs to drive the seismic shift in computing hardware and software to support these future applications?



Panel Bonus Question

- Energy efficiency is driving computing to be more:
 - Heterogeneous leveraging architectural specialization
 - Distributed integrating large scale HPC/Data Centers networked to Edge Servers, to Edge Computing and IOT devices
 - What can we do to ensure software investments stay aligned with this evolving hardware infrastructure?