

Consolidation: 1998 through present

SRC nanoelectronics programs were crucial in a time of uncertainty and significant consolidation.

NRI and nCORE have created an environment that influences research well beyond the programs that they directly fund.


https://en.wikichip.org/wiki/technology_node

Number of Semiconductor Manufacturers with a Cutting Edge Logic Fab										
SilTerra										
X-FAB										
Dongbu HiTek										
ADI	ADI									
Atmel	Atmel									
Rohm	Rohm									
Sanyo	Sanyo									
Mitsubishi	Mitsubishi									
ON	ON									
Hitachi	Hitachi									
Cypress	Cypress	Cypress								
Sony	Sony	Sony								
Infineon	Infineon	Infineon								
Sharp	Sharp	Sharp								
Freescall	Freescall	Freescall								
Renesas (NEC)	Renesas	Renesas	Renesas	Renesas						
Toshiba	Toshiba	Toshiba	Toshiba	Toshiba						
Fujitsu	Fujitsu	Fujitsu	Fujitsu	Fujitsu						
TI	TI	TI	TI	TI						
Panasonic	Panasonic	Panasonic	Panasonic	Panasonic	Panasonic					
STMicroelectronics	STM	STM	STM	STM	STM					
HLMC	HLMC		HLMC	HLMC	HLMC					
IBM	IBM	IBM	IBM	IBM	IBM	IBM				
UMC	UMC	UMC	UMC	UMC	UMC		UMC			
SMIC	SMIC	SMIC	SMIC	SMIC	SMIC		SMIC			
AMD	AMD	AMD	GlobalFoundries	GF	GF	GF	GF			
Samsung	Samsung	Samsung	Samsung	Samsung	Samsung	Samsung	Samsung	Samsung	Samsung	Samsung
TSMC	TSMC	TSMC	TSMC	TSMC	TSMC	TSMC	TSMC	TSMC	TSMC	TSMC
Intel	Intel	Intel	Intel	Intel	Intel	Intel	Intel	Intel	Intel	Intel
180 nm	130 nm	90 nm	65 nm	45 nm/40 nm	32 nm/28 nm	22 nm/20 nm	16 nm/14 nm	10 nm	7 nm	5 nm

NIST Partnerships - NRI



Nanoelectronics Research Initiative (NRI) (Funding Period: 2006-2019)
Search for the low-power switches beyond CMOS



★
2013-2017



- ME-MTJ
 - FeFET & FTJ
 - Spin wave
- U. Nebraska-Lincoln**
U. Delaware
U. Wisconsin-Madison
U. Oakland
SUNY Buffalo
UC-Irvine

★
2006-2012



- SpinFET
 - Spin wave
 - NanoMagnet Logic
 - Spin Hall devices
- UC Los Angeles**
UC Berkeley
UC Irvine
UC Santa Barbara

★
2006-2017



- BisFET
 - Interlayer Tunnel FET
- UT-Austin**
UT-Dallas
U. Maryland
Rice
NCSU
Texas A&M

★
2008-2012



Notre Dame
Purdue
Penn State
UT-Dallas

- Tunnel FET
- NanoMagnet Logic

★
2006-2017



SUNY-Albany
Purdue
Harvard
Georgia Tech
MIT
Columbia
U. Virginia

- Graphene PN junction
- Charge-spin logic

★
2015-2017

Benchmarking
Georgia Tech

NIST Partnerships - nCORE



Innovative Materials and Processes for Accelerated Compute Technologies (IMPACT)
Stanford, Purdue, RPI, UCSD, Notre Dame, Yale, U Maryland

NEW LIMITS: NEW materials for logic, Memory and Interconnects (NEW-LIMITS)
Purdue, UTD, Michigan, Penn State, Stanford

SMART: Spintronic Materials for Advanced information Technologies)
University of Minnesota, Georgetown, University, Pennsylvania State University, MIT, University of Maryland

Probabilistic Spin Logic for Low-Energy Boolean and Non-Boolean Computing (CAPSL)
Purdue, Minnesota, Berkeley, UCF

A new non-volatile electrochemical transistor as an artificial synapse: device scaling studies
Stanford

Metal-insulator transitions for low power switching devices
UCSB, Ohio State

Energy-efficient analog computing with emerging memory devices
UCSB, UMass

Energy-Efficient Artificial Intelligence with Binary RRAM and Analog Epitaxial Synaptic Arrays
ASU, MIT, Georgia Tech


Antiferromagnetic Magneto-electric Memory and Logic (AMML)
UNL, U Buffalo, Georgia Tech, NYU, U Delaware

Durable, Energy-Efficient, Pausable Processing in Polymorphic Memories (DEEP3M)
Cornell

Interconnects Beyond Cu
Columbia, RPI, UCF, MIT

Nanophotonic Neuromorphic Computing
Princeton, GWU













Non-Volatile In-Memory Processing Unit: Memory, In-Memory Logic and Deep Neural Network
UCF



nCORE and NRI Statistics

Preserving U.S. leadership:

- Exploring new approaches to low-energy devices and technologies that can outperform tradition Silicon CMOS technologies
- Growing the future STEM workforce

Data	NRI (2006 – 2019)	nCORE (2018 – 2022)	nCORE Sponsors
Participating universities	60	30	           
Participating students	757	248	
Student internships	159	16	
Student hiring			
- To industry	257	38	
- To academia	118	15	
- To government / national labs	31	3	
Number of industry sponsors	6 at the start; 4 at the end	12	
Industry liaisons	144	217	
Publications	1,564	1275	
Patents	29 issued	7 issued, 46 applications filed	

2D Materials and Devices are getting ready for the next stage

Joerg Appenzeller

School of Electrical and Computer Engineering
& Birck Nanotechnology Center

Purdue University, West Lafayette, IN 47907

appenzeller@purdue.edu

SRC-SIA Webinar

September 29, 2022

The problem:

BEOL RC delay issues are becoming the bottleneck for chip performance since


- a) the resistivity (not just the resistance) of copper interconnects and vias increases when scaling
 - b) a substantial portion of the space in interconnects and vias needs to be reserved for liners and Cu diffusion barriers
- NEW LIMITS has demonstrated BEOL compatible growth of 2D materials (e.g. TaS_2) that show the desired performance specs in terms of adhesion, diffusion barrier properties and resistivity!

The problem:

BEOL compatible high performance CMOS solutions are rare since

- a) low temperature growth negatively impacts the transport properties
- b) achieving high performance in both novel n-FETs and p-FETs is challenging

- NEW LIMITS has demonstrated output and transfer characteristics in WS_2 and WSe_2 FETs showing the desired current drive capability at scaled voltages for both, n-type and p-type 2D-based FETs!



The problem:

BEOL compatible fast, non-volatile memory solutions operating at small voltages with good retention and endurance are challenging since

- a) conventional resistive random access memory (RRAM) is showing degradation over time and is challenging to scale
 - b) Phase change memory (PCM) are relatively slow and show reliability issues
- NEW LIMITS has demonstrated reproducible ~ns switching speeds in novel MoTe_2 memory elements that operate based on an electric-field induced crystal-phase to crystal-phase transition!



Unleash Innovation

Paradigms for Building Realistic Modeling Capabilities in the Next Decade


Blanka Magyari-Köpe

**Technical Manager
R&D TCAD, TSMC**



Highlights on nCore/JUMP Material Simulations

Projects and Application Areas


Task 2776.02




Task 2776.04




Task 2776.073



Task 2966.001



Task 2966.002







Decadal Plan: Building a Functional Virtual Fab

From fundamental material properties to system level

Using old tricks and incorporating novel techniques:

1. Automation
2. High-throughput screening
3. Multiscale
4. Machine learning



From New Physics, Novel Materials to **Super-Performance and Energy Efficient Devices (SPEED)** and Enabled Extremely Energy-Efficient Systems



















Jian-Ping Wang


Distinguished McKnight University Professor & Robert F. Hartmann Chair
Electrical and Computer Engineering Department
University of Minnesota

SRC-SIA Webinar on Collaboration towards Decadal Plan goals
09/29/2022




Address the Energy Consequences of Information from a Vertical Integrated Effort

Example Applications						
Computing paradigm	Data/image analytics	Scientific computing	Cognitive computing	Reactive systems	Edge computing	
Architecture/computation models	Deep learning and other Neuromorphic computing	Nonvolatile processing	Probabilistic computing	Processing in/near memory	Processing in/near sensor	
Primitive functions	 Boolean logic	 Hysteresis	 Dot product	 Non-linear activation	 Integration	 RNG
Devices	 Advanced FETs	 Magnetoelectric device	 PSL device	 MTJ spiking Neuron	 DW/Skyrmion device	 MeRAM




1 GHz operation x 1 week = 10^{15} Cycle



New Physics: Voltage-Controlled Exchange Coupling (VCEC)


Two-terminal

VCMA + STT



- p-MTJs switched by VCMA + STT
- W. Wang, et al., Nat. Mater. (2012)

VCEC + STT (PMA + pSAF)




- SAF free layer, **solution for fast switching and immunity of external field**;
- SAF p-MTJ switched by VCEC with current density $\sim 10^5 \text{ A/cm}^2$
- **10x reduction** of the current density vs state-of-art; **50 ps** switching (predicted)

D. Zhang, et al, JP Wang, Nano Letters (2022)

Three-terminal


STT+SOT (PMA)



- p-MTJ field-free switched by STT + SOT.

K. Garelo, et al., IEEE Symposium on VLSI Circuits (2018); M. Wang, et al Nat. Electronics (2018);

VCEC+SOT (PMA + pSAF)





- SAF p-MTJ switched by VCEC + SOT; **VCEC $\sim 10^3 \text{ A/cm}^2$**
- **100x reduction** of the current density vs state-of-art
- **A solution for the external-field-free switching with large SOT**
- SOT can provide ultrafast speed ($\sim 10\text{ps}$);


B. Zink, et. al. J. P. Wang, Advanced Electronic Materials (2022)

J. P. Wang, U. Minnesota

New Materials & Switching Mechanisms



For example MRAM in 22-nm FinFET process (Intel) & many others




- New topological materials predicted by nCORE/SMART center can enable 1000x energy-delay reduction
- Topological materials based devices: the MESO device concept proposed by Intel and the CoMET device concept proposed by Minnesota outperform CMOS operation energy.



Device Functionality Enabled Energy Efficient Architecture: Spike Neural Networks (SNN) in Computational Random Access Memory (CRAM)

CRAM–SNN energy consumption is **100x** less than state-of-art SNN designs due to seamless memory access and more efficient topology



Memory write/read + Logic



Spin-transfer-torque (STT)-CRAM




Collaboration Towards Decadal Plan Goals: From New Physics, Novel Materials to Super-Performance and Energy Efficient Devices and Enabled Energy-Efficient Systems



SPEED Consortium (current): 23 PIs at 13 universities


Interconnect Challenge



Gall, et. al. *MRS Bulletin* **46** 959 (2021)

- Unacceptable signal delays
- Dynamic power dissipation


Ideally, decreasing ρ for decreasing dimensions





Nature Materials 2019, 18, p.482
APL 2008, 92, p.203114
Crystal Design & Growth, 2009, 9, p.4514



CoSi, Pt₂Si, and NbAs are all topological metals

Topological Semimetal



- Topological surface states = superb transport properties
- ~ 25 % of all known materials predicted topological





Cu and Ru data from IEEE IITC 2018, 172-174

Challenges

- How do we screen promising topological metals in a high throughput manner?
- How do we harness topological surface states at room temperature?
- BEOL-compatible processes for topological materials