




# American Semiconductor Research

Leadership Through  
Innovation

November 10, 2022





# 2022 CHIPS & SCIENCE ACT

Signed summer 2022 in historic win for the industry

**\$39 billion  
manufacturing  
incentive program**

**25%  
manufacturing  
investment tax  
credit** (estimated at \$24.3

billion over

duration of credit)

**\$13 billion in R&D  
and workforce  
investment**





# CHIPS R&D IMPLEMENTATION

Goal: Promote collaborative R&D ecosystem

Key investment areas for NSTC and NAPMP



Support transition pathways for innovative technologies



Upgrade research infrastructure for early-stage ecosystem




Establish and expand access for mid-stage development and prototyping infrastructure



Convene industry, academia, and government for collaborative innovation partnerships



Promote dynamic workforce programs to increase and hone domestic workforce



**American  
Semiconductor Research:  
Leadership Through Innovation**

**S I A** SEMICONDUCTOR  
INDUSTRY  
ASSOCIATION

[semiconductors.org](https://www.semiconductors.org)

# CHIPS AND SCIENCE – FUNDING ALLOCATION

\$13B over

## Authorized programs in CHIPS Act


Dept.	Program	Statutory objectives	
White House Office	Sub-committee on microelectronics leadership	Create national strategy on microelectronics research	
Commerce	Industrial Advisory Committee	Assess effectiveness of national strategy	
Discussed in this report	Semiconductor incentives	Construct, expand, or modernize fabs located in US	
	National Semiconductor Technology Center (NSTC)	Strengthen security of supply chain and economic competitiveness; public-private partnership	
	National Advanced Packaging Mfg. Program	Strengthen domestic advanced test, assembly, packaging capabilities	\$11B
	Manufacturing USA institute	Develop and cultivate semi. manufacturing capabilities in the US	
	Microelectronics research	Accelerate R&D for metrology of next-generation microelectronics	
Defense	National Network for Microelectronics Develop.	Enable lab-to-fab transition of microelectronics innovations	\$2B
	Defense Microelectronics	Incentivize consortia for measurably secure microelectronics	
Treasury/State	Multilateral Semiconductor Security Fund	Develop and promote secure semi. supply chains with allies	

Dedicated funding
  No Dedicated funding




# SEMICONDUCTOR RESEARCH – STAGES OF DEVELOPMENT

Innovation Innovations traverse 5 phases before volume production



# RESEARCH LANDSCAPE: NSTC/NAPMP & Valley of Death






# PARTNERSHIP FROM RESEARCH THROUGH PRODUCTION

Col


tem fo



To be successful, the NSTC and NAPMP should have **wide industry representation** to:

- Build a diversified **technology and infrastructure portfolio** for research and development
- Facilitate **collaborative development** more effectively
- Maintain a wide **network of industry partners**, including their suppliers and needs of both

Note: Graphic designed to illustrate need for NSTC to collaborate widely and is not exhaustive



# Thank You

[semiconductors.org](http://semiconductors.org)